Rajesh B Babu (11 results)
Published by Adhyayan Publishers & Distributors
Seller: Majestic Books, Hounslow, United KingdomMajestic Books
Contact seller4-star sellerCondition: New
£ 13.08
£ 6.50 shippingShips from United Kingdom to U.S.A.Quantity: 1 available
Condition: New. pp. xxiv + 181.
Published by Adhyayan Publishers & Distributors
Seller: Books Puddle, New York, NY, U.S.A.Books Puddle
Contact seller4-star sellerCondition: New
£ 18.15
£ 2.95 shippingShips within U.S.A.Quantity: 1 available
Condition: New.
Published by Adhyayan Publishers & Distributors
Seller: Biblios, frankfurt am main, HESSE, GermanyBiblios
Contact seller4-star sellerCondition: New
£ 12.62
£ 8.53 shippingShips from Germany to U.S.A.Quantity: 1 available
Condition: New.
Design of Power Reduction in Very Large Scale Integrated Systems: Power Reduction In VLSI Systems
Rajesh, B. Babu; Someswar, Prof. Dr. G. Manoj; Krishnanaik, Dr. V.
- Softcover
Seller: Books Puddle, New York, NY, U.S.A.Books Puddle
Contact seller4-star sellerCondition: New
£ 100.70
£ 2.95 shippingShips within U.S.A.Quantity: 4 available
Condition: New.
- Softcover
Seller: preigu, Osnabrück, Germanypreigu
Contact seller5-star sellerCondition: New
£ 67.52
£ 60.03 shippingShips from Germany to U.S.A.Quantity: 5 available
Taschenbuch. Condition: Neu. Design of Power Reduction in Very Large Scale Integrated Systems | Power Reduction In VLSI Systems | B. Babu Rajesh (u. a.) | Taschenbuch | Englisch | 2024 | LAP LAMBERT Academic Publishing | EAN 9786207460427 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 O…snabrück, mail[at]preigu[dot]de | Anbieter: preigu.
Language: English
Published by LAP LAMBERT Academic Publishing Feb 2024, 2024
- Softcover
- Print on Demand
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, GermanyBuchWeltWeit Ludwig Meier e.K.
Contact seller5-star sellerCondition: New
£ 81.17
£ 19.72 shippingShips from Germany to U.S.A.Quantity: 2 available
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware 296 pp. Englisch.
Design of Power Reduction in Very Large Scale Integrated Systems
Rajesh, B. Babu|Someswar, Prof. Dr. G. Manoj|Krishnanaik, Dr. V.
- Softcover
- Print on Demand
Seller: moluna, Greven, Germanymoluna
Contact seller5-star sellerCondition: New
£ 64.50
£ 42.01 shippingShips from Germany to U.S.A.Quantity: Over 20 available
Kartoniert / Broschiert. Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Testing low power very large scale integrated (VLSI) circuits in the recent times has become a critical problem area due to yield and reliability problems. This research work lays emphasis on…reducing power dissipation during test application at logic level.
Design of Power Reduction in Very Large Scale Integrated Systems: Power Reduction In VLSI Systems
Rajesh, B. Babu; Someswar, Prof. Dr. G. Manoj; Krishnanaik, Dr. V.
- Softcover
- Print on Demand
Seller: Majestic Books, Hounslow, United KingdomMajestic Books
Contact seller4-star sellerCondition: New
£ 102.77
£ 6.50 shippingShips from United Kingdom to U.S.A.Quantity: 4 available
Condition: New. Print on Demand.
Design of Power Reduction in Very Large Scale Integrated Systems: Power Reduction In VLSI Systems
Rajesh, B. Babu; Someswar, Prof. Dr. G. Manoj; Krishnanaik, Dr. V.
- Softcover
- Print on Demand
Seller: Biblios, frankfurt am main, HESSE, GermanyBiblios
Contact seller4-star sellerCondition: New
£ 108.89
£ 8.53 shippingShips from Germany to U.S.A.Quantity: 4 available
Condition: New. PRINT ON DEMAND.
Language: English
Published by LAP LAMBERT Academic Publishing Feb 2024, 2024
- Softcover
- Print on Demand
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germanybuchversandmimpf2000
Contact seller5-star sellerCondition: New
£ 81.17
£ 51.45 shippingShips from Germany to U.S.A.Quantity: 1 available
Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Testing low power very large scale integrated (VLSI) circuits in the recent times has become a critical problem area due to yield and reliability problems. This research work lays emphasis on reducing power dissipation during test appli…cation at logic level and register-transfer level (RTL) of abstraction of the VLSI design flow. In the initial stage, this research work addresses power reduction techniques in scan sequential circuits at the logic level of abstraction. Implementation of a new best primary input change (BPIC) technique based on a novel test application strategy has been proposed. The technique increases the correlation between successive states during shifting in test vectors and shifting out test responses by changing the primary inputs such that the smallest number of transitions is achieved. The new technique is test set dependent and it is applicable to small to medium sized full and partial scan sequential circuits.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 296 pp. Englisch.
- Softcover
- Print on Demand
Seller: AHA-BUCH GmbH, Einbeck, GermanyAHA-BUCH GmbH
Contact seller5-star sellerCondition: New
£ 82.14
£ 53.42 shippingShips from Germany to U.S.A.Quantity: 1 available
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Testing low power very large scale integrated (VLSI) circuits in the recent times has become a critical problem area due to yield and reliability problems. This research work lays emphasis on reducing power dissipation during test applic…ation at logic level and register-transfer level (RTL) of abstraction of the VLSI design flow. In the initial stage, this research work addresses power reduction techniques in scan sequential circuits at the logic level of abstraction. Implementation of a new best primary input change (BPIC) technique based on a novel test application strategy has been proposed. The technique increases the correlation between successive states during shifting in test vectors and shifting out test responses by changing the primary inputs such that the smallest number of transitions is achieved. The new technique is test set dependent and it is applicable to small to medium sized full and partial scan sequential circuits.
