Fir Filter Using Adders by Kaur Jagandeep (5 results)
- Softcover
Seller: Revaluation Books, Exeter, United KingdomRevaluation Books
Contact seller5-star sellerCondition: New
£ 62.07
£ 10.00 shippingShips from United Kingdom to U.S.A.Quantity: 1 available
Paperback. Condition: Brand New. 68 pages. 8.66x5.91x0.16 inches. In Stock.
- Softcover
Seller: preigu, Osnabrück, Germanypreigu
Contact seller5-star sellerCondition: New
£ 29.31
£ 59.90 shippingShips from Germany to U.S.A.Quantity: 5 available
Taschenbuch. Condition: Neu. FIR Filter Using Adders Based On SPST Technique | Jagandeep Kaur (u. a.) | Taschenbuch | 68 S. | Englisch | 2017 | LAP LAMBERT Academic Publishing | EAN 9783330331686 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter:… preigu.
Language: English
Published by LAP Lambert Academic Publishing Jul 2017, 2017
- Softcover
- Print on Demand
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, GermanyBuchWeltWeit Ludwig Meier e.K.
Contact seller5-star sellerCondition: New
£ 31.65
£ 19.68 shippingShips from Germany to U.S.A.Quantity: 2 available
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Finite impulse response (FIR) filter is basic component used in Digital Signal Processing application. Multiplier is one of the key components used in (FIR) but due to large number of multiplication its hardware gets complex. Design… of high speed, low power multipliers is carried out to decrease propagation time and power dissipation of a processing system.Choosing the exact technique and implementing it make a big difference in power dissipation. To enhance speed many changes have been made over the existing booth algorithm. Existing design of Spurious Power Suppression Technique (SPST) based multipliers has been modified to reduce power dissipation and increase speed. Unwanted switching activities can be removed by using this technique. To attain this there are two ways to design a pre-computation unit i.e. by using registers and by using AND gate. Design of SPST based multiplier has been implemented on Xilinx 14.7 using Verilog HDL. Experimental results show that a SPST based multiplier achieved ~45% speed improvement and ~35% of reduction in power dissipation. This proposed multiplier has been used in FIR filter to achieve great extent of reduction in power dissipation. 68 pp. Englisch.
- Softcover
- Print on Demand
Seller: moluna, Greven, Germanymoluna
Contact seller5-star sellerCondition: New
£ 27.56
£ 41.92 shippingShips from Germany to U.S.A.Quantity: Over 20 available
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Kaur JagandeepJagandeep Kaur is currenlty working as an Assistant Professor in the ECE department, Amity University, Haryana. She received M.Tech. degree from National Institute of Technology, Kurukshet…ra, Haryana, India. She is purs.
Language: English
Published by LAP LAMBERT Academic Publishing Jun 2017, 2017
- Softcover
- Print on Demand
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germanybuchversandmimpf2000
Contact seller5-star sellerCondition: New
£ 31.65
£ 51.34 shippingShips from Germany to U.S.A.Quantity: 1 available
Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Finite impulse response (FIR) filter is basic component used in Digital Signal Processing application. Multiplier is one of the key components used in (FIR) but due to large number of multiplication its hardware gets complex. Design of…high speed, low power multipliers is carried out to decrease propagation time and power dissipation of a processing system.Choosing the exact technique and implementing it make a big difference in power dissipation. To enhance speed many changes have been made over the existing booth algorithm. Existing design of Spurious Power Suppression Technique (SPST) based multipliers has been modified to reduce power dissipation and increase speed. Unwanted switching activities can be removed by using this technique. To attain this there are two ways to design a pre-computation unit i.e. by using registers and by using AND gate. Design of SPST based multiplier has been implemented on Xilinx 14.7 using Verilog HDL. Experimental results show that a SPST based multiplier achieved ~45% speed improvement and ~35% of reduction in power dissipation. This proposed multiplier has been used in FIR filter to achieve great extent of reduction in power dissipation.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 68 pp. Englisch.
