Order Total (1 Item Items):
Shipping Destination:
Design Cost Efficient Interconnect Processing by Coppola Marcello (10 results)
Skip to main search results
Search filters
Product Type
- All Product Types
- Books (10)
- Magazines & Periodicals (No further results match this refinement)
- Comics (No further results match this refinement)
- Sheet Music (No further results match this refinement)
- Art, Prints & Posters (No further results match this refinement)
- Photographs (No further results match this refinement)
- Maps (No further results match this refinement)
- Manuscripts & Paper Collectibles (No further results match this refinement)
Condition Learn more
- New (8)
- As New, Fine or Near Fine (2)
- Very Good or Good (No further results match this refinement)
- Fair or Poor (No further results match this refinement)
- As Described (No further results match this refinement)
Binding
- All Bindings
- Hardcover (10)
- Softcover (No further results match this refinement)
Collectible Attributes
- First Edition (No further results match this refinement)
- Signed (No further results match this refinement)
- Dust Jacket (No further results match this refinement)
- Seller-Supplied Images (3)
- Not Print on Demand (8)
Language (1)
Price
- Any Price
- Under £ 20 (No further results match this refinement)
- £ 20 to £ 35 (No further results match this refinement)
- Over £ 35
Free Shipping
- Free Shipping to U.S.A. (No further results match this refinement)
Seller Location
Seller Rating
-
Condition: As New. Unread book in perfect condition.
-
-
Design of Cost-Efficient Interconnect Processing Units
Book 1 of 2: System-on-Chip Design and TechnologiesLanguage: English
Published by Taylor & Francis Group, 2008
ISBN 10: 1420044710 ISBN 13: 9781420044713
Condition: New. pp. 288.
-
Design of Cost-Efficient Interconnect Processing Units : Spidergon STNoC
Book 1 of 2: System-on-Chip Design and TechnologiesSeller: GreatBookPricesUK, Woodford Green, United Kingdom
Seller rating 5 out of 5 stars
Condition: As New. Unread book in perfect condition.
-
Design of Cost-Efficient Interconnect Processing Units : Spidergon STNoC
Book 1 of 2: System-on-Chip Design and TechnologiesSeller: GreatBookPricesUK, Woodford Green, United Kingdom
Seller rating 5 out of 5 stars
Condition: New.
-
Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC
Book 1 of 2: System-on-Chip Design and TechnologiesLanguage: English
Published by Taylor & Francis Inc, 2008
ISBN 10: 1420044710 ISBN 13: 9781420044713
Seller: THE SAINT BOOKSTORE, Southport, United Kingdom
Seller rating 5 out of 5 stars
Hardback. Condition: New. New copy - Usually dispatched within 4 working days.
-
Gebunden. Condition: New. Marcello Coppola (STMicroelectronics, Grenoble, France) (Author) , Miltos D. Grammatikakis (ISD SA, Heraklion, Greece) (Author) , Riccardo Locatelli (STMicroelectronics, Grenoble Cedex, France) (Author) , Giuseppe Maruccia (STMicroelectronics, Grenoble, .
-
Design of Cost-Efficient Interconnect Processing Units : Spidergon STNoC
Book 1 of 2: System-on-Chip Design and TechnologiesLanguage: English
Published by Taylor & Francis Inc Sep 2008, 2008
ISBN 10: 1420044710 ISBN 13: 9781420044713
Buch. Condition: Neu. Neuware - Written by leading experts in the field, Design of Cost-Efficient Interconnect Processing Units: 'Spidergon STNoC' comprehensively examines the current state-of-the-art and future trends in multiprocessor system-on-chip (MPSoC), in particular network-on-chip (NoC) design. Incorporating simple methods with easy-to-understand examples, this book considers a wealth of important theoretical and practical topics, such as technological deep sub-micron effects, generic NoC components, topological properties, embeddings of common communication patterns, and system-level design. A complementary CD-ROM features a practical NoC training approach based on the award-winning OCCN environment.
-
Design of Cost-Efficient Interconnect Processing Units
Book 1 of 2: System-on-Chip Design and TechnologiesLanguage: English
Published by Taylor & Francis Group, 2008
ISBN 10: 1420044710 ISBN 13: 9781420044713
Condition: New. pp. 288 Illus. This item is printed on demand.
-
Design of Cost-Efficient Interconnect Processing Units
Book 1 of 2: System-on-Chip Design and TechnologiesLanguage: English
Published by Taylor & Francis Group, 2008
ISBN 10: 1420044710 ISBN 13: 9781420044713
Condition: New. PRINT ON DEMAND pp. 288.
