Order Total (1 Item Items):
Shipping Destination:
Sudhakar Jyothula (16 results)
Skip to main search results
Search filters
Product Type
- All Product Types
- Books (16)
- Magazines & Periodicals (No further results match this refinement)
- Comics (No further results match this refinement)
- Sheet Music (No further results match this refinement)
- Art, Prints & Posters (No further results match this refinement)
- Photographs (No further results match this refinement)
- Maps (No further results match this refinement)
- Manuscripts & Paper Collectibles (No further results match this refinement)
Condition Learn more
- New (16)
- As New, Fine or Near Fine (No further results match this refinement)
- Very Good or Good (No further results match this refinement)
- Fair or Poor (No further results match this refinement)
- As Described (No further results match this refinement)
Binding
- All Bindings
- Hardcover (No further results match this refinement)
- Softcover (15)
Collectible Attributes
- First Edition (No further results match this refinement)
- Signed (No further results match this refinement)
- Dust Jacket (No further results match this refinement)
- Seller-Supplied Images (12)
- Not Print on Demand (6)
Language (6)
Free Shipping
- Free Shipping to U.S.A. (No further results match this refinement)
Seller Location
Seller Rating
-
VLSI Design for Gait Analysis: Challenges and Future Directions
Language: English
Published by LAP LAMBERT Academic Publishing, 2023
ISBN 10: 6206165027 ISBN 13: 9786206165026
Condition: New.
-
Diseño VLSI para el análisis de la marcha:
Language: Spanish
Published by Ediciones Nuestro Conocimiento, 2023
ISBN 10: 6206019357 ISBN 13: 9786206019350
Condition: New.
-
Self timed Null Convention Logic Approaches
Language: English
Published by LAP LAMBERT Academic Publishing, 2018
ISBN 10: 6139881196 ISBN 13: 9786139881192
Paperback. Condition: Brand New. 156 pages. 8.66x5.91x0.36 inches. In Stock.
-
Self timed Null Convention Logic Approaches
Language: English
Published by LAP LAMBERT Academic Publishing, 2018
ISBN 10: 6139881196 ISBN 13: 9786139881192
Taschenbuch. Condition: Neu. Self timed Null Convention Logic Approaches | Sudhakar Jyothula (u. a.) | Taschenbuch | 156 S. | Englisch | 2018 | LAP LAMBERT Academic Publishing | EAN 9786139881192 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu.
-
Self timed Null Convention Logic Approaches
Language: English
Published by LAP LAMBERT Academic Publishing, 2018
ISBN 10: 6139881196 ISBN 13: 9786139881192
paperback. Condition: New. NEW. SHIPS FROM MULTIPLE LOCATIONS. book.
-
Projecto VLSI para análise da marcha:
Language: Portuguese
Published by Edições Nosso Conhecimento, 2023
ISBN 10: 6206019381 ISBN 13: 9786206019381
Condition: New.
-
Self timed Null Convention Logic Approaches
Language: English
Published by LAP LAMBERT Academic Publishing Aug 2018, 2018
ISBN 10: 6139881196 ISBN 13: 9786139881192
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Nowadays, the design of low power compact designs grabs higher attention. Hence, Low power gadgets finds more demand. Clock is the main source for power consumption. Lot of research is going on in the design of clock less architectures. Self timed approaches are the best choice in this aspect. Glitches will contribute significantly for the total power consumption. With the aid of self timed Delay Insensitive approaches, differential path delays can be eliminated and hence glitch power can be nullified. 156 pp. Englisch.
-
Self timed Null Convention Logic Approaches
Language: English
Published by LAP LAMBERT Academic Publishing Nov 2025, 2025
ISBN 10: 6209177433 ISBN 13: 9786209177439
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware 156 pp. Englisch.
-
Self timed Null Convention Logic Approaches
Language: English
Published by LAP LAMBERT Academic Publishing, 2018
ISBN 10: 6139881196 ISBN 13: 9786139881192
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Jyothula SudhakarSudhakar Jyothula was born in Andhra Pradesh, India in 1981 and received Ph.D in Low Power VLSI area from the department of Electronics & Communication Engineering, JNTU Kakinada in 2016. Dr. Sudhakar is a life membe.
-
Self timed Null Convention Logic Approaches
Language: English
Published by LAP LAMBERT Academic Publishing Aug 2018, 2018
ISBN 10: 6139881196 ISBN 13: 9786139881192
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Nowadays, the design of low power compact designs grabs higher attention. Hence, Low power gadgets finds more demand. Clock is the main source for power consumption. Lot of research is going on in the design of clock less architectures. Self timed approaches are the best choice in this aspect. Glitches will contribute significantly for the total power consumption. With the aid of self timed Delay Insensitive approaches, differential path delays can be eliminated and hence glitch power can be nullified.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 156 pp. Englisch.
-
Self timed Null Convention Logic Approaches
Language: English
Published by LAP LAMBERT Academic Publishing, 2018
ISBN 10: 6139881196 ISBN 13: 9786139881192
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Nowadays, the design of low power compact designs grabs higher attention. Hence, Low power gadgets finds more demand. Clock is the main source for power consumption. Lot of research is going on in the design of clock less architectures. Self timed approaches are the best choice in this aspect. Glitches will contribute significantly for the total power consumption. With the aid of self timed Delay Insensitive approaches, differential path delays can be eliminated and hence glitch power can be nullified.
-
Self timed Null Convention Logic Approaches
Language: English
Published by LAP LAMBERT Academic Publishing Nov 2025, 2025
ISBN 10: 6209177433 ISBN 13: 9786209177439
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Nowadays, the design of low power compact designs grabs higher attention. Hence, Low power gadgets finds more demand. Clock is the main source for power consumption. Lot of research is going on in the design of clock less architectures. Self timed approaches are the best choice in this aspect. Glitches will contribute significantly for the total power consumption. With the aid of self timed Delay Insensitive approaches, differential path delays can be eliminated and hence glitch power can be nullified.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 156 pp. Englisch.
-
Self timed Null Convention Logic Approaches : Second Edition
Language: English
Published by LAP LAMBERT Academic Publishing, 2025
ISBN 10: 6209177433 ISBN 13: 9786209177439
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering.
-
Conception VLSI pour l analyse de la démarche :
Language: French
Published by Editions Notre Savoir, 2023
ISBN 10: 6206019365 ISBN 13: 9786206019367
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Achanta Sampath Dakshina MurthyA. Sampath Dakshina Murthy - Department of ECE, Vignan s Institute of Information Technology (A). Visakhapatnam.J. Sudhakar - Department of ECE, Vignan s Institute of Information Technology (A). Visakha.
-
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Achanta Sampath Dakshina MurthyA. Sampath Dakshina Murthy - Fachbereich ECE, Vignan s Institute of Information Technology (A). Visakhapatnam.J. Sudhakar - Fachbereich ECE, Vignans Institut fuer Informationstechnologie (A). Visakhapatn.
-
Progettazione VLSI per l analisi dell andatura:
Published by Edizioni Sapienza, 2023
ISBN 10: 6206019373 ISBN 13: 9786206019374
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Achanta Sampath Dakshina MurthyA. Sampath Dakshina Murthy - Dipartimento di ECE, Vignan s Institute of Information Technology (A). Visakhapatnam.J. Sudhakar - Dipartimento di ECE, Vignan s Institute of Information Technology (A). Vis.
