Rakesh Chadha (46 results)
- Softcover
Seller: Ria Christie Collections, Uxbridge, United KingdomRia Christie Collections
Contact seller5-star sellerCondition: New
£ 86.64
£ 11.98 shippingShips from United Kingdom to U.S.A.Quantity: Over 20 available
Condition: New. In.
- Softcover
Seller: Chiron Media, Wallingford, United KingdomChiron Media
Contact seller5-star sellerCondition: New
£ 84.27
£ 15.49 shippingShips from United Kingdom to U.S.A.Quantity: 10 available
PF. Condition: New.
- Softcover
Seller: Studibuch, Stuttgart, GermanyStudibuch
Contact seller5-star sellerCondition: Used - As new
£ 49.78
£ 53.53 shippingShips from Germany to U.S.A.Quantity: 1 available
paperback. Condition: Wie neu. 592 Seiten; 9781441947154.1 Gewicht in Gramm: 1.
- Softcover
Seller: GreatBookPrices, Columbia, MD, U.S.A.GreatBookPrices
Contact seller5-star sellerCondition: New
£ 124.16
£ 1.95 shippingShips within U.S.A.Quantity: Over 20 available
Condition: New.
- Softcover
Seller: BooksRun, Philadelphia, PA, U.S.A.BooksRun
Contact seller5-star sellerCondition: New
£ 126.18
Free ShippingShips within U.S.A.Quantity: 1 available
Paperback. Condition: New. 2009. The item is brand new, never used or read. It's in perfect condition and may include supplements and/or access codes or come shrink-wrapped.
- Softcover
Seller: AHA-BUCH GmbH, Einbeck, GermanyAHA-BUCH GmbH
Contact seller5-star sellerCondition: New
£ 110.23
£ 26.21 shippingShips from Germany to U.S.A.Quantity: 1 available
Taschenbuch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book provides an invaluable primer on the techniques utilized in the design of low power digital semiconductor devices. Readers will benefit from the hands-on approach which starts form the ground-up, explaining with basic examples what power…is, how it is measured and how it impacts on the design process of application-specific integrated circuits (ASICs). The authors use both the Unified Power Format (UPF) and Common Power Format (CPF) to describe in detail the power intent for an ASIC and then guide readers through a variety of architectural and implementation techniques that will help meet the power intent. From analyzing system power consumption, to techniques that can be employed in a low power design, to a detailed description of two alternate standards for capturing the power directives at various phases of the design, this book is filled with information that will give ASIC designers a competitive edge in low-power design.
- Softcover
Seller: Books Puddle, New York, NY, U.S.A.Books Puddle
Contact seller4-star sellerCondition: New
£ 134.30
£ 2.95 shippingShips within U.S.A.Quantity: 4 available
Condition: New. pp. 218.
- Softcover
Seller: Ria Christie Collections, Uxbridge, United KingdomRia Christie Collections
Contact seller5-star sellerCondition: New
£ 127.60
£ 11.98 shippingShips from United Kingdom to U.S.A.Quantity: Over 20 available
Condition: New. In.
- Softcover
Seller: GreatBookPricesUK, Woodford Green, United KingdomGreatBookPricesUK
Contact seller5-star sellerCondition: New
£ 127.59
£ 15.00 shippingShips from United Kingdom to U.S.A.Quantity: Over 20 available
Condition: New.
- Softcover
Seller: GreatBookPrices, Columbia, MD, U.S.A.GreatBookPrices
Contact seller5-star sellerCondition: Used - As new
£ 146.02
£ 1.95 shippingShips within U.S.A.Quantity: Over 20 available
Condition: As New. Unread book in perfect condition.
- Softcover
Seller: preigu, Osnabrück, Germanypreigu
Contact seller5-star sellerCondition: New
£ 92.27
£ 60.15 shippingShips from Germany to U.S.A.Quantity: 5 available
Taschenbuch. Condition: Neu. An ASIC Low Power Primer | Analysis, Techniques and Specification | Rakesh Chadha (u. a.) | Taschenbuch | xiv | Englisch | 2015 | Springer | EAN 9781489991508 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anb…ieter: preigu.
- Softcover
Seller: GreatBookPricesUK, Woodford Green, United KingdomGreatBookPricesUK
Contact seller5-star sellerCondition: Used - As new
£ 141.18
£ 15.00 shippingShips from United Kingdom to U.S.A.Quantity: Over 20 available
Condition: As New. Unread book in perfect condition.
- Softcover
Seller: Rarewaves.com USA, London, LONDO, United KingdomRarewaves.com USA
Contact seller5-star sellerCondition: New
£ 169.69
Free ShippingShips from United Kingdom to U.S.A.Quantity: Over 20 available
Paperback. Condition: New. 2009 ed. iming, timing, timing! That is the main concern of a digital designer charged with designing a semiconductor chip. What is it, how is it T described, and how does one verify it? The design team of a large digital design may spend months architecting and iterating the design to achieve the requ…ired timing target. Besides functional verification, the t- ing closure is the major milestone which dictates when a chip can be - leased to the semiconductor foundry for fabrication. This book addresses the timing verification using static timing analysis for nanometer designs. The book has originated from many years of our working in the area of timing verification for complex nanometer designs. We have come across many design engineers trying to learn the background and various aspects of static timing analysis. Unfortunately, there is no book currently ava- able that can be used by a working engineer to get acquainted with the - tails of static timing analysis. The chip designers lack a central reference for information on timing, that covers the basics to the advanced timing veri- cation procedures and techniques.
- Hardcover
Seller: HPB-Red, Dallas, TX, U.S.A.HPB-Red
Contact seller5-star sellerCondition: Used - Good
£ 167.90
£ 2.77 shippingShips within U.S.A.Quantity: 1 available
hardcover. Condition: Good. Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority.
- Hardcover
Seller: AHA-BUCH GmbH, Einbeck, GermanyAHA-BUCH GmbH
Contact seller5-star sellerCondition: New
£ 150.44
£ 26.21 shippingShips from Germany to U.S.A.Quantity: 1 available
Buch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book provides an invaluable primer on the techniques utilized in the design of low power digital semiconductor devices. Readers will benefit from the hands-on approach which starts form the ground-up, explaining with basic examples what power is, how… it is measured and how it impacts on the design process of application-specific integrated circuits (ASICs). The authors use both the Unified Power Format (UPF) and Common Power Format (CPF) to describe in detail the power intent for an ASIC and then guide readers through a variety of architectural and implementation techniques that will help meet the power intent. From analyzing system power consumption, to techniques that can be employed in a low power design, to a detailed description of two alternate standards for capturing the power directives at various phases of the design, this book is filled with information that will give ASIC designers a competitive edge in low-power design.
- Hardcover
Seller: Books Puddle, New York, NY, U.S.A.Books Puddle
Contact seller4-star sellerCondition: New
£ 180.56
£ 2.95 shippingShips within U.S.A.Quantity: 4 available
Condition: New. pp. 232.
More images- Softcover
Seller: preigu, Osnabrück, Germanypreigu
Contact seller5-star sellerCondition: New
£ 124.48
£ 60.15 shippingShips from Germany to U.S.A.Quantity: 5 available
Taschenbuch. Condition: Neu. Static Timing Analysis for Nanometer Designs | A Practical Approach | Rakesh Chadha (u. a.) | Taschenbuch | xx | Englisch | 2011 | Springer US | EAN 9781441947154 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com |… Anbieter: preigu.
- Softcover
Seller: Mispah books, Redhill, SURRE, United KingdomMispah books
Contact seller4-star sellerCondition: Used - As new
£ 178.00
£ 25.00 shippingShips from United Kingdom to U.S.A.Quantity: 1 available
Paperback. Condition: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.
- Hardcover
Seller: Revaluation Books, Exeter, United KingdomRevaluation Books
Contact seller5-star sellerCondition: New
£ 193.93
£ 10.00 shippingShips from United Kingdom to U.S.A.Quantity: 2 available
Hardcover. Condition: Brand New. 330 pages. 9.50x6.50x0.75 inches. In Stock.
- Hardcover
Seller: Rarewaves.com USA, London, LONDO, United KingdomRarewaves.com USA
Contact seller5-star sellerCondition: New
£ 216.30
Free ShippingShips from United Kingdom to U.S.A.Quantity: Over 20 available
Hardback. Condition: New.
- Hardcover
Condition: Used - Near fine
£ 181.43
£ 36.09 shippingShips from France to U.S.A.Quantity: 1 available
Couverture rigide. Condition: bon. R260270200: 1981. In-8. Relié toilé. Très bon état, Couv. convenable, Dos satisfaisant, Intérieur frais. 656 pages augmentées de quelques figures en noir et blanc dans texte. . . . Classification Dewey : 420-Langue anglaise. Anglo-saxon.
- Hardcover
Seller: Ria Christie Collections, Uxbridge, United KingdomRia Christie Collections
Contact seller5-star sellerCondition: New
£ 209.52
£ 11.98 shippingShips from United Kingdom to U.S.A.Quantity: Over 20 available
Condition: New. In.
- Softcover
Seller: Rarewaves.com UK, London, United KingdomRarewaves.com UK
Contact seller5-star sellerCondition: New
£ 161.13
£ 65.00 shippingShips from United Kingdom to U.S.A.Quantity: Over 20 available
Paperback. Condition: New. 2009 ed. iming, timing, timing! That is the main concern of a digital designer charged with designing a semiconductor chip. What is it, how is it T described, and how does one verify it? The design team of a large digital design may spend months architecting and iterating the design to achieve the requ…ired timing target. Besides functional verification, the t- ing closure is the major milestone which dictates when a chip can be - leased to the semiconductor foundry for fabrication. This book addresses the timing verification using static timing analysis for nanometer designs. The book has originated from many years of our working in the area of timing verification for complex nanometer designs. We have come across many design engineers trying to learn the background and various aspects of static timing analysis. Unfortunately, there is no book currently ava- able that can be used by a working engineer to get acquainted with the - tails of static timing analysis. The chip designers lack a central reference for information on timing, that covers the basics to the advanced timing veri- cation procedures and techniques.
- Softcover
Seller: AHA-BUCH GmbH, Einbeck, GermanyAHA-BUCH GmbH
Contact seller5-star sellerCondition: New
£ 191.66
£ 55.36 shippingShips from Germany to U.S.A.Quantity: 1 available
Taschenbuch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - iming, timing, timing! That is the main concern of a digital designer charged with designing a semiconductor chip. What is it, how is it T described, and how does one verify it The design team of a large digital design may spend months architecting… and iterating the design to achieve the required timing target. Besides functional verification, the t- ing closure is the major milestone which dictates when a chip can be - leased to the semiconductor foundry for fabrication. This book addresses the timing verification using static timing analysis for nanometer designs. The book has originated from many years of our working in the area of timing verification for complex nanometer designs. We have come across many design engineers trying to learn the background and various aspects of static timing analysis. Unfortunately, there is no book currently ava- able that can be used by a working engineer to get acquainted with the - tails of static timing analysis. The chip designers lack a central reference for information on timing, that covers the basics to the advanced timing veri- cation procedures and techniques.
- Softcover
Seller: BUCHSERVICE / ANTIQUARIAT Lars Lutzer, Wahlstedt, GermanyBUCHSERVICE / ANTIQUARIAT Lars Lutzer
Contact seller5-star sellerCondition: Used - Very good
£ 221.17
£ 34.33 shippingShips from Germany to U.S.A.Quantity: 1 available
Condition: gut. 2011. Static Timing Analysis for Nanometer Designs: A Practical Approach In englischer Sprache. pages.
- Softcover
Seller: Revaluation Books, Exeter, United KingdomRevaluation Books
Contact seller5-star sellerCondition: New
£ 252.94
£ 12.50 shippingShips from United Kingdom to U.S.A.Quantity: 2 available
Paperback. Condition: Brand New. 592 pages. 9.00x6.00x1.25 inches. In Stock.
- Hardcover
Seller: Rarewaves.com UK, London, United KingdomRarewaves.com UK
Contact seller5-star sellerCondition: New
£ 205.75
£ 65.00 shippingShips from United Kingdom to U.S.A.Quantity: Over 20 available
Hardback. Condition: New.
- Hardcover
Seller: moluna, Greven, Germanymoluna
Contact seller5-star sellerCondition: New
£ 241.88
£ 42.09 shippingShips from Germany to U.S.A.Quantity: Over 20 available
Condition: New. Provides a reference for engineers in the field of static timing analysis for semiconductorsDiscusses the underlying theoretical background as well as in-depth coverage of timing verification using static timing analysisCovers topics such a.
- Softcover
Seller: Mispah books, Redhill, SURRE, United KingdomMispah books
Contact seller4-star sellerCondition: Used - As new
£ 278.00
£ 25.00 shippingShips from United Kingdom to U.S.A.Quantity: 1 available
Paperback. Condition: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.
Practice of Static Timing Analysis in IC Chip Design(Chinese Edition)
[ MEI ] J. BA SI KA ER ( J.Bhasker ) . [ MEI ] LA KAI SHEN CHA DA ( Rakesh Chadha )
Language: English
- Softcover
Seller: liu xing, Nanjing, JS, Chinaliu xing
Contact seller5-star sellerCondition: New
£ 126.31
£ 13.32 shippingShips from China to U.S.A.Quantity: 1 available
paperback. Condition: New. Language:Chinese.Paperback.Pub Date:2022-07-01 Pages:361 Publisher:Mechanical Industry Press Static Timing Analysis Practice in IC Chip Design in-depth introduces the basic knowledge and application methods of timing verification using static timing analysis in chip design. Important issues affecting t…he timing of nanoscale circuit designs. including interconnect line models. timing calculations. and crosstalk effects. are covered. and are explained in detail under different processes. enviro.
