Order Total (1 Item Items):
Shipping Destination:
Hierarchical Modeling Vlsi Circuit by Bhattacharya Debashis (18 results)
Feedback
Skip to main search results
Search filters
Product Type
- All Product Types
- Books (18)
- Magazines & Periodicals (No further results match this refinement)
- Comics (No further results match this refinement)
- Sheet Music (No further results match this refinement)
- Art, Prints & Posters (No further results match this refinement)
- Photographs (No further results match this refinement)
- Maps (No further results match this refinement)
- Manuscripts & Paper Collectibles (No further results match this refinement)
Condition Learn more
- New (15)
- As New, Fine or Near Fine (1)
- Very Good or Good (No further results match this refinement)
- Fair or Poor (No further results match this refinement)
- As Described (2)
Binding
Collectible Attributes
- First Edition (No further results match this refinement)
- Signed (No further results match this refinement)
- Dust Jacket (No further results match this refinement)
- Seller-Supplied Images (5)
- Not Print on Demand (13)
Language (2)
Free Shipping
Seller Location
Seller Rating
-
£ 26.27
Convert currency£ 15.56 shipping from Germany to United KingdomQuantity: 1 available
Add to basketHardcover. 1990. 160 Seiten Ehem. Bibliotheksexemplar mit üblichen Merkmalen wie Signatur und Stempel. Moderate Lager- und Gebrauchsspuren. Text bis auf selten mögliche Anstreichungen sauber. Insgesamt guter Zustand. Sprache: englisch. Ex library book with stamps and signature. Slight signs of use. Good condition. Language: english. 9780792390589 Sprache: Englisch Gewicht in Gramm: 939.
-
Hierarchical Modeling for VLSI Circuit Testing
Seller: Celler Versandantiquariat, Eicklingen, Germany
Association Member: GIAQ
Seller rating 5 out of 5 stars
£ 17.81
Convert currency£ 19.02 shipping from Germany to United KingdomQuantity: 1 available
Add to basketKluwer, Boston, 1990. X, 159 pages with some graphics, hard cover----former library book in good condition- 460 Gramm.
-
£ 66
Convert currency£ 22.09 shipping from U.S.A. to United KingdomQuantity: 1 available
Add to basketHardcover. Condition: New. US SELLER SHIPS FAST FROM USA.
-
Hierarchical Modeling for VLSI Circuit Testing (The Springer International Series in Engineering and Computer Science, 89)
Seller: Ria Christie Collections, Uxbridge, United Kingdom
Seller rating 5 out of 5 stars
£ 97.62
Convert currencyFree shipping within United KingdomQuantity: Over 20 available
Add to basketCondition: New. In.
-
Hierarchical Modeling for VLSI Circuit Testing (The Springer International Series in Engineering and Computer Science)
Seller: Ria Christie Collections, Uxbridge, United Kingdom
Seller rating 5 out of 5 stars
£ 97.62
Convert currencyFree shipping within United KingdomQuantity: Over 20 available
Add to basketCondition: New. In.
-
£ 83.03
Convert currency£ 22.08 shipping from U.S.A. to United KingdomQuantity: 1 available
Add to basketCondition: New. SUPER FAST SHIPPING.
-
£ 83.03
Convert currency£ 22.08 shipping from U.S.A. to United KingdomQuantity: 2 available
Add to basketCondition: New. SUPER FAST SHIPPING.
-
£ 105.62
Convert currency£ 21.60 shipping from Germany to United KingdomQuantity: Over 20 available
Add to basketGebunden. Condition: New. Test generation is one of the most difficult tasks facing the designer of complex VLSI-based digital systems. Much of this difficulty is attributable to the almost universal use in testing of low, gate-level circuit and fault models that predate integrated .
-
£ 123.69
Convert currency£ 6.63 shipping from U.S.A. to United KingdomQuantity: 4 available
Add to basketCondition: New. pp. 176.
-
£ 88.06
Convert currency£ 55.25 shipping from U.S.A. to United KingdomQuantity: Over 20 available
Add to basketCondition: New.
-
£ 88.34
Convert currency£ 55.25 shipping from U.S.A. to United KingdomQuantity: Over 20 available
Add to basketCondition: New.
-
Paperback. Condition: Like New. Like New. book.
-
Hierarchical Modeling for VLSI Circuit Testing
Published by Springer Us Dez 1989, 1989
ISBN 10: 079239058X ISBN 13: 9780792390589
Language: English
£ 145.05
Convert currency£ 12.09 shipping from Germany to United KingdomQuantity: 2 available
Add to basketBuch. Condition: Neu. Neuware - Test generation is one of the most difficult tasks facing the designer of complex VLSI-based digital systems. Much of this difficulty is attributable to the almost universal use in testing of low, gate-level circuit and fault models that predate integrated circuit technology. It is long been recognized that the testing prob lem can be alleviated by the use of higher-level methods in which multigate modules or cells are the primitive components in test generation; however, the development of such methods has proceeded very slowly. To be acceptable, high-level approaches should be applicable to most types of digital circuits, and should provide fault coverage comparable to that of traditional, low-level methods. The fault coverage problem has, perhaps, been the most intractable, due to continued reliance in the testing industry on the single stuck-line (SSL) fault model, which is tightly bound to the gate level of abstraction. This monograph presents a novel approach to solving the foregoing problem. It is based on the systematic use of multibit vectors rather than single bits to represent logic signals, including fault signals. A circuit is viewed as a collection of high-level components such as adders, multiplexers, and registers, interconnected by n-bit buses. To match this high-level circuit model, we introduce a high-level bus fault that, in effect, replaces a large number of SSL faults and allows them to be tested in parallel. However, by reducing the bus size from n to one, we can obtain the traditional gate-level circuit and models.
-
£ 82.15
Convert currency£ 21.60 shipping from Germany to United KingdomQuantity: Over 20 available
Add to basketCondition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Test generation is one of the most difficult tasks facing the designer of complex VLSI-based digital systems. Much of this difficulty is attributable to the almost universal use in testing of low, gate-level circuit and fault models that predate integrated .
-
Hierarchical Modeling for VLSI Circuit Testing
Published by Springer-Verlag New York Inc., 2011
ISBN 10: 1461288193 ISBN 13: 9781461288190
Language: English
Seller: THE SAINT BOOKSTORE, Southport, United Kingdom
Seller rating 5 out of 5 stars
£ 114.67
Convert currencyFree shipping within United KingdomQuantity: Over 20 available
Add to basketPaperback / softback. Condition: New. This item is printed on demand. New copy - Usually dispatched within 5-9 working days 308.
-
Hierarchical Modeling for VLSI Circuit Testing
Seller: THE SAINT BOOKSTORE, Southport, United Kingdom
Seller rating 5 out of 5 stars
£ 115.59
Convert currencyFree shipping within United KingdomQuantity: Over 20 available
Add to basketHardback. Condition: New. This item is printed on demand. New copy - Usually dispatched within 5-9 working days 970.
-
Condition: New. Print on Demand pp. 176 49:B&W 6.14 x 9.21 in or 234 x 156 mm (Royal 8vo) Perfect Bound on White w/Gloss Lam.
-
£ 136.12
Convert currency£ 6.87 shipping from Germany to United KingdomQuantity: 4 available
Add to basketCondition: New. PRINT ON DEMAND pp. 176.
