Order Total (1 Item Items):
Shipping Destination:
Digital System Test Testable by Navabi Zainalabedin (24 results)
Feedback
You searched for:
Author:
navabi zainalabedin
,
Title:
digital system test testable
Edit your search
Skip to main search results
Search filters
Product Type
- All Product Types
- Books (24)
- Magazines & Periodicals (No further results match this refinement)
- Comics (No further results match this refinement)
- Sheet Music (No further results match this refinement)
- Art, Prints & Posters (No further results match this refinement)
- Photographs (No further results match this refinement)
- Maps (No further results match this refinement)
- Manuscripts & Paper Collectibles (No further results match this refinement)
Condition
Binding
Collectible Attributes
- First Edition (No further results match this refinement)
- Signed (No further results match this refinement)
- Dust Jacket (No further results match this refinement)
- Seller-Supplied Images (11)
- Not Print on Demand (18)
Language (1)
Price
- Any Price
- Under £ 20 (No further results match this refinement)
- £ 20 to £ 35 (No further results match this refinement)
- Over £ 35
Free Shipping
Seller Location
Seller Rating
-
£ 52.43
Convert currency£ 7.73 shipping from Germany to United KingdomQuantity: 1 available
Add to basketCondition: Gut. Zustand: Gut | Seiten: 460 | Sprache: Englisch | Produktart: Bücher.
-
PF. Condition: New.
-
Digital System Test and Testable Design: Using HDL Models and Architectures
Seller: Ria Christie Collections, Uxbridge, United Kingdom
Seller rating 5 out of 5 stars
£ 76.82
Convert currencyFree shipping within United KingdomQuantity: Over 20 available
Add to basketCondition: New. In.
-
£ 83.12
Convert currency£ 7.73 shipping from Germany to United KingdomQuantity: 2 available
Add to basketCondition: Sehr gut. Zustand: Sehr gut | Seiten: 435 | Sprache: Englisch | Produktart: Bücher.
-
Digital System Test and Testable Design : Using HDL Models and Architectures
Published by Springer US, Springer US, 2016
ISBN 10: 1489979271 ISBN 13: 9781489979278
Language: English
£ 80.84
Convert currency£ 12.15 shipping from Germany to United KingdomQuantity: 1 available
Add to basketTaschenbuch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book is about digital system testing and testable design. The concepts of testing and testability are treated together with digital design practices and methodologies. The book uses Verilog models and testbenches for implementing and explaining fault simulation and test generation algorithms.Extensive use of Verilog and Verilog PLI for test applications is what distinguishes this book from other test and testability books. Verilog eliminates ambiguities in test algorithms and BIST and DFT hardware architectures, and it clearly describes the architecture of the testability hardware and its test sessions. Describing many of the on-chip decompression algorithms in Verilog helps to evaluate these algorithms in terms of hardware overhead and timing, and thus feasibility of using them for System-on-Chip designs. Extensive use of testbenches and testbench development techniques is another unique feature of this book. Using PLI in developing testbenches and virtual testers provides a powerful programming tool, interfaced with hardware described in Verilog. This mixed hardware/software environment facilitates description of complex test programs and test strategies.
-
Digital System Test and Testable Design
Published by Springer US, Springer US Aug 2016, 2016
ISBN 10: 1489979271 ISBN 13: 9781489979278
Language: English
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
£ 76.59
Convert currency£ 30.41 shipping from Germany to United KingdomQuantity: 2 available
Add to basketTaschenbuch. Condition: Neu. Neuware -This book is about digital system testing and testable design. The concepts of testing and testability are treated together with digital design practices and methodologies. The book uses Verilog models and testbenches for implementing and explaining fault simulation and test generation algorithms.Extensive use of Verilog and Verilog PLI for test applications is what distinguishes this book from other test and testability books. Verilog eliminates ambiguities in test algorithms and BIST and DFT hardware architectures, and it clearly describes the architecture of the testability hardware and its test sessions. Describing many of the on-chip decompression algorithms in Verilog helps to evaluate these algorithms in terms of hardware overhead and timing, and thus feasibility of using them for System-on-Chip designs. Extensive use of testbenches and testbench development techniques is another unique feature of this book. Using PLI in developing testbenches and virtual testers provides a powerful programming tool, interfaced with hardware described in Verilog. This mixed hardware/software environment facilitates description of complex test programs and test strategies.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 460 pp. Englisch.
-
Digital System Test and Testable Design : Using HDL Models and Architectures
Seller: GreatBookPricesUK, Woodford Green, United Kingdom
Seller rating 5 out of 5 stars
£ 108.01
Convert currencyFree shipping within United KingdomQuantity: Over 20 available
Add to basketCondition: New.
-
Digital System Test and Testable Design: Using HDL Models and Architectures
Seller: Ria Christie Collections, Uxbridge, United Kingdom
Seller rating 5 out of 5 stars
£ 108.02
Convert currencyFree shipping within United KingdomQuantity: Over 20 available
Add to basketCondition: New. In English.
-
£ 109.69
Convert currency£ 7.45 shipping from U.S.A. to United KingdomQuantity: Over 20 available
Add to basketCondition: New.
-
Paperback. Condition: Brand New. reprint edition. 435 pages. 10.00x7.01x1.04 inches. In Stock.
-
£ 107.66
Convert currency£ 14.89 shipping from U.S.A. to United KingdomQuantity: 15 available
Add to basketCondition: New.
-
£ 110.99
Convert currency£ 12.15 shipping from Germany to United KingdomQuantity: 2 available
Add to basketBuch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book is about digital system testing and testable design. The concepts of testing and testability are treated together with digital design practices and methodologies. The book uses Verilog models and testbenches for implementing and explaining fault simulation and test generation algorithms.Extensive use of Verilog and Verilog PLI for test applications is what distinguishes this book from other test and testability books. Verilog eliminates ambiguities in test algorithms and BIST and DFT hardware architectures, and it clearly describes the architecture of the testability hardware and its test sessions. Describing many of the on-chip decompression algorithms in Verilog helps to evaluate these algorithms in terms of hardware overhead and timing, and thus feasibility of using them for System-on-Chip designs. Extensive use of testbenches and testbench development techniques is another unique feature of this book. Using PLI in developing testbenches and virtual testers provides a powerful programming tool, interfaced with hardware described in Verilog. This mixed hardware/software environment facilitates description of complex test programs and test strategies.
-
Paperback. Condition: Like New. Like New. book.
-
£ 73.80
Convert currency£ 55.85 shipping from U.S.A. to United KingdomQuantity: Over 20 available
Add to basketCondition: New.
-
£ 97.83
Convert currency£ 55.85 shipping from U.S.A. to United KingdomQuantity: Over 20 available
Add to basketCondition: New.
-
Digital System Test and Testable Design : Using HDL Models and Architectures
Seller: GreatBookPricesUK, Woodford Green, United Kingdom
Seller rating 5 out of 5 stars
£ 155.99
Convert currencyFree shipping within United KingdomQuantity: Over 20 available
Add to basketCondition: As New. Unread book in perfect condition.
-
Hardcover. Condition: Like New. Like New. book.
-
£ 180.73
Convert currency£ 14.89 shipping from U.S.A. to United KingdomQuantity: 15 available
Add to basketCondition: As New. Unread book in perfect condition.
-
Digital System Test and Testable Design
Published by Springer US Aug 2016, 2016
ISBN 10: 1489979271 ISBN 13: 9781489979278
Language: English
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
£ 76.59
Convert currency£ 9.56 shipping from Germany to United KingdomQuantity: 2 available
Add to basketTaschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book is about digital system testing and testable design. The concepts of testing and testability are treated together with digital design practices and methodologies. The book uses Verilog models and testbenches for implementing and explaining fault simulation and test generation algorithms.Extensive use of Verilog and Verilog PLI for test applications is what distinguishes this book from other test and testability books. Verilog eliminates ambiguities in test algorithms and BIST and DFT hardware architectures, and it clearly describes the architecture of the testability hardware and its test sessions. Describing many of the on-chip decompression algorithms in Verilog helps to evaluate these algorithms in terms of hardware overhead and timing, and thus feasibility of using them for System-on-Chip designs. Extensive use of testbenches and testbench development techniques is another unique feature of this book. Using PLI in developing testbenches and virtual testers provides a powerful programming tool, interfaced with hardware described in Verilog. This mixed hardware/software environment facilitates description of complex test programs and test strategies. 460 pp. Englisch.
-
£ 65.23
Convert currency£ 21.71 shipping from Germany to United KingdomQuantity: Over 20 available
Add to basketCondition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. About the AuthorDr. Zainalabedin Navabi is a professor of electrical and computer engineering at Worcester Polytechnic Institute. Dr. Navabi is the author of several textbooks and computer based trainings on VHDL, Verilog and related tools and environments.
-
£ 84.34
Convert currency£ 3.04 shipping from Italy to United KingdomQuantity: Over 20 available
Add to basketCondition: new. Questo è un articolo print on demand.
-
Digital System Test and Testable Design: Using HDL Models and Architectures
Published by Springer-Verlag New York Inc., 2016
ISBN 10: 1489979271 ISBN 13: 9781489979278
Language: English
Seller: THE SAINT BOOKSTORE, Southport, United Kingdom
Seller rating 5 out of 5 stars
£ 88.44
Convert currencyFree shipping within United KingdomQuantity: Over 20 available
Add to basketPaperback / softback. Condition: New. This item is printed on demand. New copy - Usually dispatched within 5-9 working days 940.
-
£ 91.14
Convert currency£ 21.71 shipping from Germany to United KingdomQuantity: Over 20 available
Add to basketGebunden. Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. About the AuthorDr. Zainalabedin Navabi is a professor of electrical and computer engineering at Worcester Polytechnic Institute. Dr. Navabi is the author of several textbooks and computer based trainings on VHDL, Verilog and related tools and environments.
-
Digital System Test and Testable Design: Using Hdl Models and Architectures
Published by SPRINGER NATURE Dez 2010, 2010
ISBN 10: 1441975470 ISBN 13: 9781441975478
Language: English
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
£ 105.31
Convert currency£ 9.56 shipping from Germany to United KingdomQuantity: 2 available
Add to basketBuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book is about digital system testing and testable design. The concepts of testing and testability are treated together with digital design practices and methodologies. The book uses Verilog models and testbenches for implementing and explaining fault simulation and test generation algorithms.Extensive use of Verilog and Verilog PLI for test applications is what distinguishes this book from other test and testability books. Verilog eliminates ambiguities in test algorithms and BIST and DFT hardware architectures, and it clearly describes the architecture of the testability hardware and its test sessions. Describing many of the on-chip decompression algorithms in Verilog helps to evaluate these algorithms in terms of hardware overhead and timing, and thus feasibility of using them for System-on-Chip designs. Extensive use of testbenches and testbench development techniques is another unique feature of this book. Using PLI in developing testbenches and virtual testers provides a powerful programming tool, interfaced with hardware described in Verilog. This mixed hardware/software environment facilitates description of complex test programs and test strategies. 435 pp. Englisch.
