Search preferences
Skip to main search results

Search filters

Product Type

  • All Product Types 
  • Books (4)
  • Magazines & Periodicals (No further results match this refinement)
  • Comics (No further results match this refinement)
  • Sheet Music (No further results match this refinement)
  • Art, Prints & Posters (No further results match this refinement)
  • Photographs (No further results match this refinement)
  • Maps (No further results match this refinement)
  • Manuscripts & Paper Collectibles (No further results match this refinement)

Condition Learn more

  • New (4)
  • As New, Fine or Near Fine (No further results match this refinement)
  • Very Good or Good (No further results match this refinement)
  • Fair or Poor (No further results match this refinement)
  • As Described (No further results match this refinement)

Binding

Collectible Attributes

Language (1)

Price

Custom price range (£)

Free Shipping

  • Free Shipping to U.S.A. (No further results match this refinement)

Seller Location

  • Vishwajit Barbuddhe

    Published by LAP LAMBERT Academic Publishing Mär 2020, 2020

    ISBN 10: 620078308X ISBN 13: 9786200783080

    Language: English

    Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany

    Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

    Contact seller

    £ 51.86 shipping from Germany to U.S.A.

    Destination, rates & speeds

    Quantity: 2 available

    Add to basket

    Taschenbuch. Condition: Neu. Neuware -The book contains: Introduction to Verilog HDL: Verilog as HDL, Levels of Design Description, Concurrency, Simulation and Synthesis, Programming Language Interface, Module. Language Constructs and Conventions: Introduction, Keywords, Identifiers, White Space, Characters, Comments, Numbers, Strings, Logic Values, Data Types, Scalars and Vectors, Operators. Gate Level Modeling: Introduction, And Gate Primitive, Module Structure, Other Gate Primitives, Illustrative Examples, Tristate Gates, Array of Instances of Primitives, Design of Flip-Flops with Gate Primitives, Gate Delay, Strengths and Contention Resolution, Net Types. Modeling at Data-flow Level: Introduction, Continuous Assignment Structure, Delays and Continuous Assignments, Assignment to Vector, Operators. Behavioral Modeling: Introduction, Operations and Assignments, 'Initial' Construct, Always construct, Assignments with Delays, 'Wait Construct', Design at Behavioral Level, Blocking and Non-blocking Assignments, The 'Case' Statement, 'If' and 'if-Else' Constructs, 'Assign-De-Assign' Constructs, 'Repeat' Construct, for loop, 'The Disable' Construct, 'While Loop', Forever Loop, sequential and Parallel Blocks.Books on Demand GmbH, Überseering 33, 22297 Hamburg 76 pp. Englisch.

  • Vishwajit Barbuddhe

    Published by LAP LAMBERT Academic Publishing Mrz 2020, 2020

    ISBN 10: 620078308X ISBN 13: 9786200783080

    Language: English

    Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany

    Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

    Contact seller

    Print on Demand

    £ 19.88 shipping from Germany to U.S.A.

    Destination, rates & speeds

    Quantity: 2 available

    Add to basket

    Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The book contains: Introduction to Verilog HDL: Verilog as HDL, Levels of Design Description, Concurrency, Simulation and Synthesis, Programming Language Interface, Module. Language Constructs and Conventions: Introduction, Keywords, Identifiers, White Space, Characters, Comments, Numbers, Strings, Logic Values, Data Types, Scalars and Vectors, Operators. Gate Level Modeling: Introduction, And Gate Primitive, Module Structure, Other Gate Primitives, Illustrative Examples, Tristate Gates, Array of Instances of Primitives, Design of Flip-Flops with Gate Primitives, Gate Delay, Strengths and Contention Resolution, Net Types. Modeling at Data-flow Level: Introduction, Continuous Assignment Structure, Delays and Continuous Assignments, Assignment to Vector, Operators. Behavioral Modeling: Introduction, Operations and Assignments, 'Initial' Construct, Always construct, Assignments with Delays, 'Wait Construct', Design at Behavioral Level, Blocking and Non-blocking Assignments, The 'Case' Statement, 'If' and 'if-Else' Constructs, 'Assign-De-Assign' Constructs, 'Repeat' Construct, for loop, 'The Disable' Construct, 'While Loop', Forever Loop, sequential and Parallel Blocks. 76 pp. Englisch.

  • Vishwajit Barbuddhe|Shraddha N. Zanjat|Bhavana S. Karmore

    Published by LAP LAMBERT Academic Publishing, 2020

    ISBN 10: 620078308X ISBN 13: 9786200783080

    Language: English

    Seller: moluna, Greven, Germany

    Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

    Contact seller

    Print on Demand

    £ 42.34 shipping from Germany to U.S.A.

    Destination, rates & speeds

    Quantity: Over 20 available

    Add to basket

    Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Barbuddhe VishwajitProf. V. K. Barbudhe is working as a Professor at Jagadambha College of Engg & Technology for UG & PG Dept. Years of experience 11+. He published more than 50+ papers in international journals. Worked as an interna.

  • Vishwajit Barbuddhe

    Published by LAP LAMBERT Academic Publishing, 2020

    ISBN 10: 620078308X ISBN 13: 9786200783080

    Language: English

    Seller: AHA-BUCH GmbH, Einbeck, Germany

    Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

    Contact seller

    Print on Demand

    £ 52.43 shipping from Germany to U.S.A.

    Destination, rates & speeds

    Quantity: 1 available

    Add to basket

    Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The book contains: Introduction to Verilog HDL: Verilog as HDL, Levels of Design Description, Concurrency, Simulation and Synthesis, Programming Language Interface, Module. Language Constructs and Conventions: Introduction, Keywords, Identifiers, White Space, Characters, Comments, Numbers, Strings, Logic Values, Data Types, Scalars and Vectors, Operators. Gate Level Modeling: Introduction, And Gate Primitive, Module Structure, Other Gate Primitives, Illustrative Examples, Tristate Gates, Array of Instances of Primitives, Design of Flip-Flops with Gate Primitives, Gate Delay, Strengths and Contention Resolution, Net Types. Modeling at Data-flow Level: Introduction, Continuous Assignment Structure, Delays and Continuous Assignments, Assignment to Vector, Operators. Behavioral Modeling: Introduction, Operations and Assignments, 'Initial' Construct, Always construct, Assignments with Delays, 'Wait Construct', Design at Behavioral Level, Blocking and Non-blocking Assignments, The 'Case' Statement, 'If' and 'if-Else' Constructs, 'Assign-De-Assign' Constructs, 'Repeat' Construct, for loop, 'The Disable' Construct, 'While Loop', Forever Loop, sequential and Parallel Blocks.