Isbn: 9783389028421 - An Introduction to Risc V. "reduced Instruction Set Computer" Processor (7 results)

ISBN: 
Refine with Advanced Search

Refine your search

  • Books (7)

  • New (7)

to

Custom price range (£)

to

  • Language: English

    Published by Grin Verlag, 2024

    3389028420 / 9783389028421

    • Softcover

    Seller: California Books, Miami, FL, U.S.A.California Books

    5-star seller
    Contact seller

    Condition: New

    £ 23.34

     Free Shipping 
    Ships within U.S.A.

    Quantity: Over 20 available

    Condition: New.

  • Language: English

    Published by Grin Verlag, 2024

    3389028420 / 9783389028421

    • Softcover

    Seller: Rarewaves.com USA, London, LONDO, United KingdomRarewaves.com USA

    5-star seller
    Contact seller

    Condition: New

    £ 27.99

     Free Shipping 
    Ships from United Kingdom to U.S.A.

    Quantity: Over 20 available

    Paperback. Condition: New.

  • Language: English

    Published by GRIN Verlag, 2024

    3389028420 / 9783389028421

    • Softcover

    Seller: AHA-BUCH GmbH, Einbeck, GermanyAHA-BUCH GmbH

    5-star seller
    Contact seller

    Condition: New

    £ 16.52

    £ 51.07 shipping 
    Ships from Germany to U.S.A.

    Quantity: 1 available

    Taschenbuch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - Document from the year 2024 in the subject Computer Science, grade: A, , language: English, abstract: RISC-V, an open-source Instruction Set Architecture (ISA), has become a significant performer in the realm of computer architecture, challenging traditional proprietary designs and opening the doors for innovation and customization. Initially in this work, RISC-V¿s historical evolution, its architecture, including its design concepts, instruction set, register file and implementations, were understood through a literature survey.A comprehensive literature survey is conducted on various variants of RISC-V family and their applications, which include lowering total costs, speeding up processor execution, consuming less power, and creating a more manageable and compact versions of the original architecture. The study includes a thorough analysis of several RISC-V variations. According to review of the literature, the 32-bit biRISC-V processor core is the newest member of the RISC-V family and using superscalar dual issue design to increase processor overall throughput.…

  • Language: English

    Published by Grin Verlag, 2024

    3389028420 / 9783389028421

    • Softcover

    Seller: Rarewaves.com UK, London, United KingdomRarewaves.com UK

    5-star seller
    Contact seller

    Condition: New

    £ 25.94

    £ 65.00 shipping 
    Ships from United Kingdom to U.S.A.

    Quantity: Over 20 available

    Paperback. Condition: New.

  • Language: English

    Published by GRIN Verlag Mai 2024, 2024

    3389028420 / 9783389028421

    • Softcover
    • Print on Demand

    Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, GermanyBuchWeltWeit Ludwig Meier e.K.

    5-star seller
    Contact seller

    Condition: New

    £ 16.52

    £ 19.47 shipping 
    Ships from Germany to U.S.A.

    Quantity: 2 available

    Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware 36 pp. Englisch.

  • Language: English

    Published by GRIN Verlag, GRIN Verlag Mai 2024, 2024

    3389028420 / 9783389028421

    • Softcover
    • Print on Demand

    Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germanybuchversandmimpf2000

    5-star seller
    Contact seller

    Condition: New

    £ 16.52

    £ 50.78 shipping 
    Ships from Germany to U.S.A.

    Quantity: 1 available

    Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Document from the year 2024 in the subject Computer Science, grade: A, , language: English, abstract: RISC-V, an open-source Instruction Set Architecture (ISA), has become a significant performer in the realm of computer architecture, challenging traditional proprietary designs and opening the doors for innovation and customization. Initially in this work, RISC-V¿s historical evolution, its architecture, including its design concepts, instruction set, register file and implementations, were understood through a literature survey.A comprehensive literature survey is conducted on various variants of RISC-V family and their applications, which include lowering total costs, speeding up processor execution, consuming less power, and creating a more manageable and compact versions of the original architecture. The study includes a thorough analysis of several RISC-V variations. According to review of the literature, the 32-bit biRISC-V processor core is the newest member of the RISC-V family and using superscalar dual issue design to increase processor overall throughput.Books on Demand GmbH, Überseering 33, 22297 Hamburg 36 pp. Englisch.…

  • Language: English

    Published by GRIN Verlag, 2024

    3389028420 / 9783389028421

    • Softcover
    • Print on Demand

    Seller: preigu, Osnabrück, Germanypreigu

    5-star seller
    Contact seller

    Condition: New

    £ 16.52

    £ 59.24 shipping 
    Ships from Germany to U.S.A.

    Quantity: 5 available

    Taschenbuch. Condition: Neu. An Introduction to RISC V. "Reduced Instruction Set Computer" Processor | Arpita Patel | Taschenbuch | Englisch | 2024 | GRIN Verlag | EAN 9783389028421 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu Print on Demand. …