Order Total (1 Item Items):
Shipping Destination:
Sumitra Singar Pradip Kumar Ghosh (12 results)
Skip to main search results
Search filters
Product Type
- All Product Types
- Books (12)
- Magazines & Periodicals (No further results match this refinement)
- Comics (No further results match this refinement)
- Sheet Music (No further results match this refinement)
- Art, Prints & Posters (No further results match this refinement)
- Photographs (No further results match this refinement)
- Maps (No further results match this refinement)
- Manuscripts & Paper Collectibles (No further results match this refinement)
Condition Learn more
- New (10)
- As New, Fine or Near Fine (1)
- Very Good or Good (No further results match this refinement)
- Fair or Poor (No further results match this refinement)
- As Described (1)
Binding
- All Bindings
- Hardcover (No further results match this refinement)
- Softcover (12)
Collectible Attributes
- First Edition (No further results match this refinement)
- Signed (No further results match this refinement)
- Dust Jacket (No further results match this refinement)
- Seller-Supplied Images (6)
- Not Print on Demand (9)
Language (6)
Free Shipping
- Free Shipping to U.S.A. (No further results match this refinement)
Seller Location
Seller Rating
-
Low Power Fault Tolerant Latches and Flip-flops: Design and performance Analysis
Language: English
Published by LAP Lambert Academic Publishing, 2019
ISBN 10: 613945302X ISBN 13: 9786139453023
Paperback. Condition: Brand New. 8.70x5.87x0.47 inches. In Stock.
-
Low Power Fault Tolerant Latches and Flip-flops : Design and performance Analysis
Language: English
Published by LAP LAMBERT Academic Publishing, 2019
ISBN 10: 613945302X ISBN 13: 9786139453023
Condition: Sehr gut. Zustand: Sehr gut | Sprache: Englisch | Produktart: Bücher | Today, the latches and flip-flops are widely used for data storage. This book focus on review, study and design of fault tolerant circuits to reduce circuit level faults and protect a circuit from faults. In this book, eight novel low power fault tolerant latches and four glitch free flip-flops are discussed. The latch configurations are designed with the 1P-2N structure and 2P-1N structure or 1P-2N structure, 2P-1N structure and C-element structure. If any transient fault affects one of the structure, then it is corrected by the other structure. The glitch free dual edge triggered flip flops are the novel and unique designs. Till now, existing DET-FF designs are constructed by using either C-element circuit or 1P-2N structure or 2P-1N structure but proposed novel designs are designed by using the combination of C-element circuit and 2P-1N structure or C-element circuit and 1P-2N structure. The glitch free novel DET-FFs provide the totally glitch free output and can increase the system efficiency. The potential novelty of this work is that the presented novel designs can reduce the 50% power consumption and contribute to the total system power savings.
-
Low Power Fault Tolerant Latches and Flip-flops : Design and performance Analysis
Language: English
Published by LAP LAMBERT Academic Publishing, 2019
ISBN 10: 613945302X ISBN 13: 9786139453023
Condition: Hervorragend. Zustand: Hervorragend | Sprache: Englisch | Produktart: Bücher | Today, the latches and flip-flops are widely used for data storage. This book focus on review, study and design of fault tolerant circuits to reduce circuit level faults and protect a circuit from faults. In this book, eight novel low power fault tolerant latches and four glitch free flip-flops are discussed. The latch configurations are designed with the 1P-2N structure and 2P-1N structure or 1P-2N structure, 2P-1N structure and C-element structure. If any transient fault affects one of the structure, then it is corrected by the other structure. The glitch free dual edge triggered flip flops are the novel and unique designs. Till now, existing DET-FF designs are constructed by using either C-element circuit or 1P-2N structure or 2P-1N structure but proposed novel designs are designed by using the combination of C-element circuit and 2P-1N structure or C-element circuit and 1P-2N structure. The glitch free novel DET-FFs provide the totally glitch free output and can increase the system efficiency. The potential novelty of this work is that the presented novel designs can reduce the 50% power consumption and contribute to the total system power savings.
-
Latches y Flip-flops de bajo consumo y tolerantes a fallos
Language: Spanish
Published by Ediciones Nuestro Conocimiento, 2022
ISBN 10: 6204806726 ISBN 13: 9786204806723
Condition: New.
-
Low Power Fault Tolerant Latches and Flip-flops: Design and performance Analysis
Language: English
Published by LAP LAMBERT Academic Publishing, 2019
ISBN 10: 613945302X ISBN 13: 9786139453023
paperback. Condition: New. NEW. SHIPS FROM MULTIPLE LOCATIONS. book.
-
Sauts et bascules tolérants aux fautes et à faible puissance
Language: French
Published by Editions Notre Savoir, 2022
ISBN 10: 6204806742 ISBN 13: 9786204806747
Condition: New.
-
Latches y Flip-flops de bajo consumo y tolerantes a fallos: Dise o y an lisis de rendimiento (Spanish Edition)
Language: Spanish
Published by Ediciones Nuestro Conocimiento, 2022
ISBN 10: 6204806726 ISBN 13: 9786204806723
paperback. Condition: New. NEW. SHIPS FROM MULTIPLE LOCATIONS. book.
-
Travas e Flip-flops tolerantes a falhas de energia baixas
Language: Portuguese
Published by Ediçġes Nosso Conhecimento, 2022
ISBN 10: 6204806629 ISBN 13: 9786204806624
Condition: New.
-
paperback. Condition: New. NEW. SHIPS FROM MULTIPLE LOCATIONS. book.
-
Low Power Fault Tolerant Latches and Flip-flops
Language: English
Published by LAP LAMBERT Academic Publishing, 2019
ISBN 10: 613945302X ISBN 13: 9786139453023
Kartoniert / Broschiert. Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Singar SumitraDr. Sumitra Singar has received her PhD (Engineering) from Mody University of Science and Technology, Lakshmangarh, Sikar, Rajasthan, India in 2018. She has completed her M.Tech. in VLSI Design, in 2013. She has done B.
-
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Singar SumitraLa dott.ssa Sumitra Singar ha conseguito il dottorato di ricerca (Ingegneria) presso la Mody University of Science and Technology, Lakshmangarh, Sikar, Rajasthan, India nel 2018. Ha completato il suo M.Tech. in VLSI Des.
-
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Singar SumitraDr. Sumitra Singar hat 2018 an der Mody University of Science and Technology, Lakshmangarh, Sikar, Rajasthan, Indien, promoviert. Sie hat ihren M.Tech. in VLSI Design im Jahr 2013 abgeschlossen. Sie hat 2010 ihren B.Tec.
