System-on-Chip Test Architectures: Nanometer Design for Testability: Volume .

Laung-Terng Wang

ISBN 10: 012373973X ISBN 13: 9780123739735
Published by Morgan Kaufmann, 2007
Language: English
Condition: New Hardcover

Sold by Brook Bookstore On Demand, Napoli, NA, Italy

AbeBooks Seller since 11 October 2022

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

View this seller's items


New - Hardcover

Condition: New

Price:
£ 61.89
£ 17.11 shipping
Ships from Italy to U.S.A.

Quantity: Over 20 available

Add to basket