Items related to Design, Analysis and Test of Logic Circuits Under Uncertaint...

Design, Analysis and Test of Logic Circuits Under Uncertainty: 115 (Lecture Notes in Electrical Engineering, 115) - Hardcover

 
9789048196432: Design, Analysis and Test of Logic Circuits Under Uncertainty: 115 (Lecture Notes in Electrical Engineering, 115)

Synopsis

Logic circuits are becoming increasingly susceptible to probabilistic behavior caused by external radiation and process variation. In addition, inherently probabilistic quantum- and nano-technologies are on the horizon as we approach the limits of CMOS scaling. Ensuring the reliability of such circuits despite the probabilistic behavior is a key challenge in IC design---one that necessitates a fundamental, probabilistic reformulation of synthesis and testing techniques. This monograph will present techniques for analyzing, designing, and testing logic circuits with probabilistic behavior.

"synopsis" may belong to another edition of this title.

From the Back Cover

Integrated circuits (ICs) increasingly exhibit uncertain characteristics due to soft errors, inherently probabilistic devices, and manufacturing variability. As device technologies scale, these effects can be detrimental to the reliability of logic circuits. To improve future semiconductor designs, this book describes methods for analyzing, designing, and testing circuits subject to probabilistic effects. The authors first develop techniques to model inherently probabilistic methods in logic circuits and to test circuits for determining their reliability after they are manufactured. Then, they study error-masking mechanisms intrinsic to digital circuits and show how to leverage them to design more reliable circuits. The book describes techniques for:

• Modeling and reasoning about probabilistic behavior in logic circuits, including a matrix-based reliability-analysis framework;

• Accurate analysis of soft-error rate (SER) based on functional-simulation, sufficiently scalable for use in gate-level optimizations;

• Logic synthesis for greater resilience against soft errors, which improves reliability using moderate overhead in area and performance;

• Test-generation and test-compaction methods aimed at probabilistic faults in logic circuits that facilitate accurate and efficient post-manufacture measurement of soft-error susceptibility.

"About this title" may belong to another edition of this title.

  • PublisherSpringer
  • Publication date2012
  • ISBN 10 9048196434
  • ISBN 13 9789048196432
  • BindingHardcover
  • LanguageEnglish
  • Number of pages136

Buy Used

Condition: Fine
Zustand: Sehr gut | Seiten: 136...
View this item

£ 7.58 shipping from Germany to United Kingdom

Destination, rates & speeds

Other Popular Editions of the Same Title

9789400797987: Design, Analysis and Test of Logic Circuits Under Uncertainty: 115 (Lecture Notes in Electrical Engineering, 115)

Featured Edition

ISBN 10:  9400797982 ISBN 13:  9789400797987
Publisher: Springer, 2014
Softcover

Search results for Design, Analysis and Test of Logic Circuits Under Uncertaint...

Stock Image

Smita Krishnaswamy, John P. Hayes, Igor L. Markov
Published by Springer Netherlands, 2012
ISBN 10: 9048196434 ISBN 13: 9789048196432
Used Hardcover

Seller: Buchpark, Trebbin, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Condition: Sehr gut. Zustand: Sehr gut | Seiten: 136 | Sprache: Englisch | Produktart: Bücher. Seller Inventory # 7919540/12

Contact seller

Buy Used

£ 12.79
Convert currency
Shipping: £ 7.58
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 1 available

Add to basket

Stock Image

Krishnaswamy, Smita
Published by Dordrecht, Springer., 2013
ISBN 10: 9048196434 ISBN 13: 9789048196432
Used Hardcover

Seller: Universitätsbuchhandlung Herta Hold GmbH, Berlin, Germany

Seller rating 4 out of 5 stars 4-star rating, Learn more about seller ratings

XI, 123 p. 71 illus. Hardcover. Versand aus Deutschland / We dispatch from Germany via Air Mail. Einband bestoßen, daher Mängelexemplar gestempelt, sonst sehr guter Zustand. Imperfect copy due to slightly bumped cover, apart from this in very good condition. Stamped. Stamped. Lecture Notes in Electrical Engineering Bd. 115. Sprache: Englisch. Seller Inventory # 4730GB

Contact seller

Buy Used

£ 16.66
Convert currency
Shipping: £ 10.22
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 1 available

Add to basket

Stock Image

Krishnaswamy, Smita; Markov, Igor L.; Hayes, John P.
Published by Springer, 2012
ISBN 10: 9048196434 ISBN 13: 9789048196432
New Hardcover

Seller: Ria Christie Collections, Uxbridge, United Kingdom

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Condition: New. In. Seller Inventory # ria9789048196432_new

Contact seller

Buy New

£ 97.62
Convert currency
Shipping: FREE
Within United Kingdom
Destination, rates & speeds

Quantity: Over 20 available

Add to basket

Seller Image

Smita Krishnaswamy|Igor L. Markov|John P. Hayes
Published by Springer Netherlands, 2012
ISBN 10: 9048196434 ISBN 13: 9789048196432
New Hardcover
Print on Demand

Seller: moluna, Greven, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Gebunden. Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Presents a comprehensive overview of Logic CircuitsCombines theory with practical examplesMulti-discipline approach to the hot topic of uncertaintyLogic circuits are becoming increasingly susceptible to probabilistic behavior caus. Seller Inventory # 5822667

Contact seller

Buy New

£ 80.93
Convert currency
Shipping: £ 21.28
From Germany to United Kingdom
Destination, rates & speeds

Quantity: Over 20 available

Add to basket

Seller Image

Smita Krishnaswamy
Published by Springer Netherlands Sep 2012, 2012
ISBN 10: 9048196434 ISBN 13: 9789048196432
New Hardcover
Print on Demand

Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Buch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Integrated circuits (ICs) increasingly exhibit uncertain characteristics due to soft errors, inherently probabilistic devices, and manufacturing variability. As device technologies scale, these effects can be detrimental to the reliability of logic circuits. To improve future semiconductor designs, this book describes methods for analyzing, designing, and testing circuits subject to probabilistic effects. The authors first develop techniques to model inherently probabilistic methods in logic circuits and to test circuits for determining their reliability after they are manufactured. Then, they study error-masking mechanisms intrinsic to digital circuits and show how to leverage them to design more reliable circuits. The book describes techniques for: Modeling and reasoning about probabilistic behavior in logic circuits, including a matrix-based reliability-analysis framework; Accurate analysis of soft-error rate (SER) based on functional-simulation, sufficiently scalable for use in gate-level optimizations; Logic synthesis for greater resilience against soft errors, which improves reliability using moderate overhead in area and performance; Test-generation and test-compaction methods aimed at probabilistic faults in logic circuits that facilitate accurate and efficient post-manufacture measurement of soft-error susceptibility. 136 pp. Englisch. Seller Inventory # 9789048196432

Contact seller

Buy New

£ 93.84
Convert currency
Shipping: £ 9.37
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 2 available

Add to basket

Stock Image

Hayes John Markov Igor L. Krishnaswamy Smita
Published by Springer, 2012
ISBN 10: 9048196434 ISBN 13: 9789048196432
New Hardcover
Print on Demand

Seller: Majestic Books, Hounslow, United Kingdom

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Condition: New. Print on Demand pp. 136 71 Illus. Seller Inventory # 4236281

Contact seller

Buy New

£ 104.08
Convert currency
Shipping: £ 3.35
Within United Kingdom
Destination, rates & speeds

Quantity: 4 available

Add to basket

Stock Image

John Hayes Igor L. Markov Smita Krishnaswamy
Published by Springer, 2012
ISBN 10: 9048196434 ISBN 13: 9789048196432
New Hardcover

Seller: Books Puddle, New York, NY, U.S.A.

Seller rating 4 out of 5 stars 4-star rating, Learn more about seller ratings

Condition: New. pp. 136. Seller Inventory # 263611686

Contact seller

Buy New

£ 102.41
Convert currency
Shipping: £ 6.64
From U.S.A. to United Kingdom
Destination, rates & speeds

Quantity: 4 available

Add to basket

Seller Image

Smita Krishnaswamy
ISBN 10: 9048196434 ISBN 13: 9789048196432
New Hardcover

Seller: AHA-BUCH GmbH, Einbeck, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Buch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - Integrated circuits (ICs) increasingly exhibit uncertain characteristics due to soft errors, inherently probabilistic devices, and manufacturing variability. As device technologies scale, these effects can be detrimental to the reliability of logic circuits. To improve future semiconductor designs, this book describes methods for analyzing, designing, and testing circuits subject to probabilistic effects. The authors first develop techniques to model inherently probabilistic methods in logic circuits and to test circuits for determining their reliability after they are manufactured. Then, they study error-masking mechanisms intrinsic to digital circuits and show how to leverage them to design more reliable circuits. The book describes techniques for: Modeling and reasoning about probabilistic behavior in logic circuits, including a matrix-based reliability-analysis framework; Accurate analysis of soft-error rate (SER) based on functional-simulation, sufficiently scalable for use in gate-level optimizations; Logic synthesis for greater resilience against soft errors, which improves reliability using moderate overhead in area and performance; Test-generation and test-compaction methods aimed at probabilistic faults in logic circuits that facilitate accurate and efficient post-manufacture measurement of soft-error susceptibility. Seller Inventory # 9789048196432

Contact seller

Buy New

£ 98.90
Convert currency
Shipping: £ 11.91
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 1 available

Add to basket

Stock Image

Krishnaswamy, Smita; Markov, Igor L.; Hayes, John P.
Published by Springer, 2012
ISBN 10: 9048196434 ISBN 13: 9789048196432
New Hardcover

Seller: California Books, Miami, FL, U.S.A.

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Condition: New. Seller Inventory # I-9789048196432

Contact seller

Buy New

£ 109.47
Convert currency
Shipping: £ 7.38
From U.S.A. to United Kingdom
Destination, rates & speeds

Quantity: Over 20 available

Add to basket

Stock Image

Hayes John Markov Igor L. Krishnaswamy Smita
Published by Springer, 2012
ISBN 10: 9048196434 ISBN 13: 9789048196432
New Hardcover
Print on Demand

Seller: Biblios, Frankfurt am main, HESSE, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Condition: New. PRINT ON DEMAND pp. 136. Seller Inventory # 183611692

Contact seller

Buy New

£ 112.08
Convert currency
Shipping: £ 6.77
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 4 available

Add to basket

There are 4 more copies of this book

View all search results for this book