Items related to Study and Analysis of Vedic Multipler and 16 Bit Arithmatic...

Study and Analysis of Vedic Multipler and 16 Bit Arithmatic Unit - Softcover

 
9783659613920: Study and Analysis of Vedic Multipler and 16 Bit Arithmatic Unit

Synopsis

This study is based on design and implementation of a 16 bit Arithmetic module, which uses Vedic Mathematics algorithms.The Arithmetic module has been designed which employs these Vedic multiplier and MAC units for its operation. Logic verification of these modules has been done by using Modelsim 6.5. Further, the whole design of Arithmetic module has been realised on Xilinx Spartan 3E tools. The synthesis results show that the computation time for calculating the product of 16x16 bits is 10.148 ns, while for the MAC operation is 11.151 ns. The maximum combinational delay for the Arithmetic module is 15.749 ns. Another Model of Vedic Multiplier is proposed by using compressor adder for 8 bit and 16 bit Multiplication that has improved the performance of Multiplier.

"synopsis" may belong to another edition of this title.

About the Author

Dr K.L.Baishnab obtained his BE from (Regional Enginnering College Silchar) (presently National Institute of Technology Silchar INDIA) in the year 1995. M.Tech from Indian Institute of Technology kharagpur (INDIA) in the year 2004. PhD from NIT Silchar 2013.He is currently working as a Asst professor in ECE dept NIT Silchar (INDIA).

"About this title" may belong to another edition of this title.

  • PublisherLAP LAMBERT Academic Publishing
  • Publication date2014
  • ISBN 10 3659613924
  • ISBN 13 9783659613920
  • BindingPaperback
  • LanguageEnglish
  • Number of pages92

Buy New

View this item

£ 9.27 shipping from Germany to United Kingdom

Destination, rates & speeds

Search results for Study and Analysis of Vedic Multipler and 16 Bit Arithmatic...

Seller Image

Krishna Lal Baishnab
ISBN 10: 3659613924 ISBN 13: 9783659613920
New Taschenbuch
Print on Demand

Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This study is based on design and implementation of a 16 bit Arithmetic module, which uses Vedic Mathematics algorithms.The Arithmetic module has been designed which employs these Vedic multiplier and MAC units for its operation. Logic verification of these modules has been done by using Modelsim 6.5. Further, the whole design of Arithmetic module has been realised on Xilinx Spartan 3E tools. The synthesis results show that the computation time for calculating the product of 16x16 bits is 10.148 ns, while for the MAC operation is 11.151 ns. The maximum combinational delay for the Arithmetic module is 15.749 ns. Another Model of Vedic Multiplier is proposed by using compressor adder for 8 bit and 16 bit Multiplication that has improved the performance of Multiplier. 92 pp. Englisch. Seller Inventory # 9783659613920

Contact seller

Buy New

£ 43.31
Convert currency
Shipping: £ 9.27
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 2 available

Add to basket

Seller Image

Krishna Lal Baishnab
Published by LAP LAMBERT Academic Publishing, 2014
ISBN 10: 3659613924 ISBN 13: 9783659613920
New Taschenbuch
Print on Demand

Seller: AHA-BUCH GmbH, Einbeck, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - This study is based on design and implementation of a 16 bit Arithmetic module, which uses Vedic Mathematics algorithms.The Arithmetic module has been designed which employs these Vedic multiplier and MAC units for its operation. Logic verification of these modules has been done by using Modelsim 6.5. Further, the whole design of Arithmetic module has been realised on Xilinx Spartan 3E tools. The synthesis results show that the computation time for calculating the product of 16x16 bits is 10.148 ns, while for the MAC operation is 11.151 ns. The maximum combinational delay for the Arithmetic module is 15.749 ns. Another Model of Vedic Multiplier is proposed by using compressor adder for 8 bit and 16 bit Multiplication that has improved the performance of Multiplier. Seller Inventory # 9783659613920

Contact seller

Buy New

£ 47.65
Convert currency
Shipping: £ 11.79
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 1 available

Add to basket

Seller Image

Krishna Lal Baishnab|Ram Kumar|Radhe Shyam Gupta
Published by LAP LAMBERT Academic Publishing, 2014
ISBN 10: 3659613924 ISBN 13: 9783659613920
New Softcover
Print on Demand

Seller: moluna, Greven, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Baishnab Krishna LalDr K.L.Baishnab obtained his BE from (Regional Enginnering College Silchar) (presently National Institute of Technology Silchar INDIA) in the year 1995. M.Tech from Indian Institute of Technology kharagpur (INDIA). Seller Inventory # 5168421

Contact seller

Buy New

£ 39.44
Convert currency
Shipping: £ 21.06
From Germany to United Kingdom
Destination, rates & speeds

Quantity: Over 20 available

Add to basket

Seller Image

Krishna Lal Baishnab
ISBN 10: 3659613924 ISBN 13: 9783659613920
New Taschenbuch
Print on Demand

Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This study is based on design and implementation of a 16 bit Arithmetic module, which uses Vedic Mathematics algorithms.The Arithmetic module has been designed which employs these Vedic multiplier and MAC units for its operation. Logic verification of these modules has been done by using Modelsim 6.5. Further, the whole design of Arithmetic module has been realised on Xilinx Spartan 3E tools. The synthesis results show that the computation time for calculating the product of 16x16 bits is 10.148 ns, while for the MAC operation is 11.151 ns. The maximum combinational delay for the Arithmetic module is 15.749 ns. Another Model of Vedic Multiplier is proposed by using compressor adder for 8 bit and 16 bit Multiplication that has improved the performance of Multiplier.Books on Demand GmbH, Überseering 33, 22297 Hamburg 92 pp. Englisch. Seller Inventory # 9783659613920

Contact seller

Buy New

£ 47.65
Convert currency
Shipping: £ 29.49
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 1 available

Add to basket

Stock Image

Baishnab, Krishna Lal, Kumar, Ram, Gupta, Radhe Shyam
Published by LAP LAMBERT Academic Publishing, 2014
ISBN 10: 3659613924 ISBN 13: 9783659613920
New paperback

Seller: dsmbooks, Liverpool, United Kingdom

Seller rating 4 out of 5 stars 4-star rating, Learn more about seller ratings

paperback. Condition: New. New. book. Seller Inventory # D8S0-3-M-3659613924-6

Contact seller

Buy New

£ 134.36
Convert currency
Shipping: £ 9
Within United Kingdom
Destination, rates & speeds

Quantity: 1 available

Add to basket