Synopsis
Power consumption has become a major design consideration for battery-operated, portable systems as well as high-performance, desktop systems. Strict limitations on power dissipation must be met by the designer while still meeting ever higher computational requirements. A comprehensive approach is thus required at all levels of system design, ranging from algorithms and architectures to the logic styles and the underlying technology.
Potentially one of the most important techniques involves combining architecture optimization with voltage scaling, allowing a trade-off between silicon area and low-power operation. Architectural optimization enables supply voltages of the order of 1 V using standard CMOS technology. Several techniques can also be used to minimize the switched capacitance, including representation, optimizing signal correlations, minimizing spurious transitions, optimizing sequencing of operations, activity-driven power down, etc. The high- efficiency of DC-DC converter circuitry required for efficient, low-voltage and low-current level operation is described by Stratakos, Sullivan and Sanders. The application of various low-power techniques to a chip set for multimedia applications shows that orders-of-magnitude reduction in power consumption is possible.
The book also features an analysis by Professor Meindl of the fundamental limits of power consumption achievable at all levels of the design hierarchy. Svensson, of ISI, describes emerging adiabatic switching techniques that can break the CV2f barrier and reduce the energy per computation at a fixed voltage. Srivastava, of AT&T, presents the application of aggressive shut-down techniques to microprocessor applications.
"synopsis" may belong to another edition of this title.
Other Popular Editions of the Same Title
Search results for Low Power Digital CMOS Design
Seller Image
Low Power Digital CMOS Design
Seller: savehere619, San Diego, CA, U.S.A.
Seller rating 5 out of 5 stars
Condition: good. Seller Inventory # SHM.4X7K
Stock Image
Low Power Digital CMOS Design
Seller: ThriftBooks-Dallas, Dallas, TX, U.S.A.
Seller rating 5 out of 5 stars
Hardcover. Condition: Very Good. No Jacket. May have limited writing in cover pages. Pages are unmarked. ~ ThriftBooks: Read More, Spend Less. Seller Inventory # G079239576XI4N00
Stock Image
Low Power Digital CMOS Design
Published by
Kluwer Academic Publishers, 1995
ISBN 10: 079239576X
ISBN 13: 9780792395768
Used
Hardcover
Seller: HPB-Red, Dallas, TX, U.S.A.
Seller rating 5 out of 5 stars
hardcover. Condition: Good. Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority! Seller Inventory # S_438975384
Stock Image
Low Power Digital CMOS Design
Published by
Kluwer Academic Publishers, 1995
ISBN 10: 079239576X
ISBN 13: 9780792395768
New
Hardcover
Seller: BennettBooksLtd, Los Angeles, CA, U.S.A.
Seller rating 5 out of 5 stars
hardcover. Condition: New. In shrink wrap. Looks like an interesting title! Seller Inventory # Q-079239576X
Stock Image
Low Power Digital CMOS Design
Seller: Ria Christie Collections, Uxbridge, United Kingdom
Seller rating 5 out of 5 stars
Condition: New. In. Seller Inventory # ria9780792395768_new
Buy New
£ 136.79
£ 11.98 shipping
Ships from United Kingdom to U.S.A.
Ships from United Kingdom to U.S.A.
Quantity: Over 20 available
Seller Image
Low Power Digital CMOS Design
Print on DemandSeller: moluna, Greven, Germany
Seller rating 4 out of 5 stars
Gebunden. Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Power consumption has become a major design consideration for battery-operated, portable systems as well as high-performance, desktop systems. Strict limitations on power dissipation must be met by the designer while still meeting ever higher computation. Seller Inventory # 5971595
Buy New
£ 129.10
£ 42.36 shipping
Ships from Germany to U.S.A.
Ships from Germany to U.S.A.
Quantity: Over 20 available
Seller Image
Low Power Digital CMOS Design
Print on DemandSeller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Buch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Power consumption has become a major design consideration for battery-operated, portable systems as well as high-performance, desktop systems. Strict limitations on power dissipation must be met by the designer while still meeting ever higher computational requirements. A comprehensive approach is thus required at all levels of system design, ranging from algorithms and architectures to the logic styles and the underlying technology. Potentially one of the most important techniques involves combining architecture optimization with voltage scaling, allowing a trade-off between silicon area and low-power operation. Architectural optimization enables supply voltages of the order of 1 V using standard CMOS technology. Several techniques can also be used to minimize the switched capacitance, including representation, optimizing signal correlations, minimizing spurious transitions, optimizing sequencing of operations, activity-driven power down, etc. The high- efficiency of DC-DC converter circuitry required for efficient, low-voltage and low-current level operation is described by Stratakos, Sullivan and Sanders. The application of various low-power techniques to a chip set for multimedia applications shows that orders-of-magnitude reduction in power consumption is possible. The book also features an analysis by Professor Meindl of the fundamental limits of power consumption achievable at all levels of the design hierarchy. Svensson, of ISI, describes emerging adiabatic switching techniques that can break the CV2f barrier and reduce the energy per computation at a fixed voltage. Srivastava, of AT&T, presents the application of aggressive shut-down techniques to microprocessor applications. 426 pp. Englisch. Seller Inventory # 9780792395768
Stock Image
Low Power Digital CMOS Design
Published by
Kluwer Academic Publishers, 1995
ISBN 10: 079239576X
ISBN 13: 9780792395768
New
Hardcover
Seller: Kennys Bookshop and Art Galleries Ltd., Galway, GY, Ireland
Seller rating 5 out of 5 stars
Condition: New. Power consumption has become a major design consideration for battery-operated, portable systems. This book features an analysis of the fundamental limits of power consumption achievable at the various levels of the design hierarchy. presents the application of aggressive shut-down techniques to microprocessor applications. Num Pages: 409 pages, biography. BIC Classification: TJF. Category: (P) Professional & Vocational; (UP) Postgraduate, Research & Scholarly; (XV) Technical / Manuals. Dimension: 234 x 156 x 23. Weight in Grams: 774. . 1995. Hardback. . . . . Seller Inventory # V9780792395768
Stock Image
Low Power Digital CMOS Design
Seller: Books Puddle, New York, NY, U.S.A.
Seller rating 4 out of 5 stars
Condition: New. pp. 428. Seller Inventory # 26319978
Seller Image
Low Power Digital CMOS Design
Published by
Springer, Humana Jun 1995, 1995
ISBN 10: 079239576X
ISBN 13: 9780792395768
New
Hardcover
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
Buch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -1 Introduction.- 1.1 Overview of Book.- 2 Hierarchy of Limits of Power.- 2.1 Introduction.- 2.2 Background.- 2.3 Theoretical Limits.- 2.4 Quasi-Adiabatic Microelectronics.- 2.5 Practical Limits.- 2.6 Conclusion.- 3 Sources of Power Consumption.- 3.1 Switching Component of Power.- 3.2 Short-circuit Component of Power.- 3.3 Leakage Component of Power.- 3.4 Static Power.- 3.5 Summary.- 4 Voltage Scaling Approaches.- 4.1 Reliability-Driven Voltage Scaling.- 4.2 Technology-Driven Voltage Scaling.- 4.3 Energy x Delay Minimum Based Voltage Scaling.- 4.4 Voltage Scaling Through Optimal Transistor Sizing.- 4.5 Voltage Scaling Using Threshold Reduction.- 4.6 Architecture-Driven Voltage Scaling.- 4.7 Summary.- 5 DC Power Supply Design in Portable Systems.- 5.1 Voltage Regulation Enhances System Run-time.- 5.2 DC-DC Converter Topology Selection.- 5.3 Converter Miniaturization.- 5.4 Circuit Optimizations for High Efficiency.- 6 Adiabatic Switching.- 6.1 Adiabatic Charging.- 6.2 Adiabatic Amplification.- 6.3 Adiabatic Logic Gates.- 6.4 Stepwise Charging.- 6.5 Pulsed-Power Supplies.- 6.6 Summary.- 6.7 Acknowledgments.- 7 Minimizing Switched Capacitance.- 7.1 Algorithmic Optimization.- 7.2 Architecture Optimization.- 7.3 Logic Optimization.- 7.4 Circuit Optimization.- 7.5 Physical Design.- 7.6 Summary.- 8 Computer Aided Design Tools.- 8.1 Previous Work.- 8.2 Application of Transformations to Minimize Power.- 8.3 Cost Function.- 8.4 Optimization Algorithm.- 8.5 Examples and Results.- 8.6 Summary.- 9 A Portable Multimedia Terminal.- 9.1 Technology Trends for Low Power Portable Systems.- 9.2 System Partitioning for Low-power.- 9.3 Architecture of the Portable Multimedia Terminal.- 9.4 Low Power Implementation of the I/O Processing Modules.- 9.5 System Implementation.- 9.6 Summary.- 10 LowPower Programmable Computation.- 10.1 Architectural Approaches to Low-power.- 10.2 Shutdown Techniques.- 10.3 Architecture-Driven Voltage Reduction.- 10.4 Summary.- 11 Conclusions.Springer-Verlag KG, Sachsenplatz 4-6, 1201 Wien 426 pp. Englisch. Seller Inventory # 9780792395768