INTRODUCTION TO ADVANCED SYSTEM-ON-CHIP TEST DESIGN AND OPTIMIZATION
Larsson, Erik
Sold by J. W. Mah, Burnaby, BC, Canada
AbeBooks Seller since 30 October 1997
Used - Hardcover
Condition: Used - Near fine
Quantity: 1 available
Add to basketSold by J. W. Mah, Burnaby, BC, Canada
AbeBooks Seller since 30 October 1997
Condition: Used - Near fine
Quantity: 1 available
Add to basket(NETH) Presumed 1st edition Ownership stamp to top edge of pages, small ownerhsip label to the back of the cover, no other markings, Near Fine; no dust jacket as published. Hardcover, 388pp, index, diagrams. This book gives an introduction to testing, describes the problems related to SOC testing, discusses the modeling granularity and the implementation into EDA (electronic design automation) tools. The book is divided into three sections: i) test concepts, ii) SOC design for test, and iii) SOC test applications. The first part covers an introduction into test problems including faults, fault types, design-flow, design-for-test techniques such as scan-testing and Boundary Scan. The second part of the book discusses SOC related problems such as system modeling, test conflicts, power consumption, test access mechanism design, test scheduling and defect-oriented scheduling. Finally, the third part focuses on SOC applications, such as integrated test scheduling and TAM design, defect-oriented scheduling, and integrating test design with the core selection process. (2.5 JM 0322 Size: 8vo - over 7¾" - 9¾".
Seller Inventory # 07175
SOC test design and its optimization is the topic of Introduction to Advanced System-on-Chip Test Design and Optimization. It gives an introduction to testing, describes the problems related to SOC testing, discusses the modeling granularity and the implementation into EDA (electronic design automation) tools. The book is divided into three sections: i) test concepts, ii) SOC design for test, and iii) SOC test applications. The first part covers an introduction into test problems including faults, fault types, design-flow, design-for-test techniques such as scan-testing and Boundary Scan. The second part of the book discusses SOC related problems such as system modeling, test conflicts, power consumption, test access mechanism design, test scheduling and defect-oriented scheduling. Finally, the third part focuses on SOC applications, such as integrated test scheduling and TAM design, defect-oriented scheduling, and integrating test design with the core selection process.
"About this title" may belong to another edition of this title.
Postage is $11.99 US for Expedited Parcel Post in Canada for the first book weighing up to 2.2 pounds; and US $6.00 for each additional book weighing up to 2 pounds. For smaller books going to Canadian customers, we will reduce the shipping fee and initiate a refund through the Abebooks.com website. GST is charged on books and shipping for all Canadian customers. On heavy books we will calculate the postage and send a request for extra postage.
Postage is $5.90 US, surface mail for the first boo...
Orders usually ship within 2 business days. Shipping costs are based on books weighing 2.2 LB, or 1 KG. If your book order is heavy or oversize, we may contact you to let you know extra shipping is required.
Order quantity | 28 to 60 business days | 7 to 22 business days |
---|---|---|
First item | £ 26.79 | £ 55.82 |
Delivery times are set by sellers and vary by carrier and location. Orders passing through Customs may face delays and buyers are responsible for any associated duties or fees. Sellers may contact you regarding additional charges to cover any increased costs to ship your items.