Order Total (1 Item Items):
Shipping Destination:
Source Synchronous Networks on Chip Circuit Architectural by Mandal Ayan (19 results)
Skip to main search results
Search filters
Product Type
- All Product Types
- Books (19)
- Magazines & Periodicals (No further results match this refinement)
- Comics (No further results match this refinement)
- Sheet Music (No further results match this refinement)
- Art, Prints & Posters (No further results match this refinement)
- Photographs (No further results match this refinement)
- Maps (No further results match this refinement)
- Manuscripts & Paper Collectibles (No further results match this refinement)
Condition Learn more
- New (14)
- As New, Fine or Near Fine (4)
- Very Good or Good (No further results match this refinement)
- Fair or Poor (No further results match this refinement)
- As Described (1)
Binding
Collectible Attributes
- First Edition (No further results match this refinement)
- Signed (No further results match this refinement)
- Dust Jacket (No further results match this refinement)
- Seller-Supplied Images (8)
- Not Print on Demand (16)
Language (1)
Price
- Any Price
- Under £ 20 (No further results match this refinement)
- £ 20 to £ 35 (No further results match this refinement)
- Over £ 35
Free Shipping
- Free Shipping to U.S.A. (No further results match this refinement)
Seller Location
Seller Rating
-
-
-
-
-
Source-synchronous Networks-on-chip : Circuit and Architectural Interconnect Modeling
Seller: GreatBookPricesUK, Woodford Green, United Kingdom
Seller rating 5 out of 5 stars
Condition: New.
-
Paperback. Condition: Brand New. reprint edition. 156 pages. 9.25x6.10x0.38 inches. In Stock.
-
Hardcover. Condition: Brand New. 143 pages. 9.25x6.50x0.75 inches. In Stock.
-
Condition: New. pp. 143.
-
£ 52.81 10% off
£ 47.53
£ 91.89 shipping
Ships from Germany to U.S.A.Quantity: 1 available
Add to basketCondition: Hervorragend. Zustand: Hervorragend | Sprache: Englisch | Produktart: Bücher | This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.
-
Taschenbuch. Condition: Neu. Source-Synchronous Networks-On-Chip | Circuit and Architectural Interconnect Modeling | Ayan Mandal (u. a.) | Taschenbuch | xiii | Englisch | 2016 | Springer US | EAN 9781493948178 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu.
-
Source-Synchronous Networks-On-Chip : Circuit and Architectural Interconnect Modeling
Language: English
Published by Springer New York, Springer US, 2016
ISBN 10: 1493948172 ISBN 13: 9781493948178
Taschenbuch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.
-
Source-Synchronous Networks-On-Chip : Circuit and Architectural Interconnect Modeling
Language: English
Published by Springer New York, Springer US, 2013
ISBN 10: 1461494044 ISBN 13: 9781461494041
Buch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.
-
Source-synchronous Networks-on-chip : Circuit and Architectural Interconnect Modeling
Seller: GreatBookPricesUK, Woodford Green, United Kingdom
Seller rating 5 out of 5 stars
£ 150.99
£ 15 shipping
Ships from United Kingdom to U.S.A.Quantity: Over 20 available
Add to basketCondition: As New. Unread book in perfect condition.
-
Hardcover. Condition: Like New. Like New. book.
-
Paperback. Condition: Like New. Like New. book.
-
Condition: As New. Unread book in perfect condition.
-
Condition: New. Print on Demand pp. 143.
-
Buch. Condition: Neu. Source-Synchronous Networks-On-Chip | Circuit and Architectural Interconnect Modeling | Ayan Mandal (u. a.) | Buch | xiii | Englisch | 2013 | Springer US | EAN 9781461494041 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu Print on Demand.
-
Condition: New. PRINT ON DEMAND pp. 143.
