Performance Evaluation Hardware Transactional by Jain Prabhat (2 results)

Author
Title
Refine with Advanced Search

Refine your search

  • Books (2)

  • New (2)

to

Custom price range (£)

to

  • Language: English

    Published by LAP LAMBERT Academic Publishing, 2012

    3847376241 / 9783847376248

    • Softcover

    Seller: Mispah books, Redhill, SURRE, United KingdomMispah books

    4-star seller
    Contact seller

    Condition: New

    £ 133.00

    £ 25.00 shipping 
    Ships from United Kingdom to U.S.A.

    Quantity: 1 available

    paperback. Condition: New. NEW. SHIPS FROM MULTIPLE LOCATIONS. book.

  • Language: English

    Published by LAP Lambert Academic Publishing, 2012

    3847376241 / 9783847376248

    • Softcover
    • Print on Demand

    Seller: AHA-BUCH GmbH, Einbeck, GermanyAHA-BUCH GmbH

    5-star seller
    Contact seller

    Condition: New

    £ 43.28

    £ 51.96 shipping 
    Ships from Germany to U.S.A.

    Quantity: 1 available

    Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The major difficulty in carrying out the performance analysis of a hardware system like Hardware Transactional Memory lies in suitably modeling it. The model should be very close to the actual proposed hardware. FPGAs are a good platform for doing so but they have a huge development time associated with them. Software simulators on the other hand are very convenient, easy to use and time-saving tools but they are not good enough to gather time accurate performance statistics which is very critical for the performance analysis of any proposed hardware system. In this work we propose the use of multicore multithreaded processor platforms from XMOS Ltd. for performance analysis, which are easily programmable in a high level language like C. They can be effectively used to build close-to-prototype models, and can therefore act as a good common base for comparison of various similar hardware systems. Although, this work specifically details the performance analysis of a Hardware Transactional memory system on the XMOS platform, the methodology can be generically applied to a variety of systems.