Hardware Fault Tolerant Data Processing Model Based by Raab Peter (3 results)
- Softcover
Seller: preigu, Osnabrück, Germanypreigu
Contact seller5-star sellerCondition: New
£ 45.30
£ 59.50 shippingShips from Germany to U.S.A.Quantity: 5 available
Taschenbuch. Condition: Neu. Hardware-Fault-Tolerant Data Processing | Model-based Reliability Evaluation Of Data Processing In HW-Fault-Tolererant Processor Systems | Peter Raab | Taschenbuch | 96 S. | Englisch | 2014 | Scholars' Press | EAN 9783639714005 | Verantwortliche Person für die EU: BoD - Books on Demand, In de Tarpen…42, 22848 Norderstedt, info[at]bod[dot]de | Anbieter: preigu.
- Softcover
Seller: Mispah books, Redhill, SURRE, United KingdomMispah books
Contact seller4-star sellerCondition: New
£ 166.00
£ 25.00 shippingShips from United Kingdom to U.S.A.Quantity: 1 available
paperback. Condition: New. NEW. SHIPS FROM MULTIPLE LOCATIONS. book.
- Softcover
- Print on Demand
Seller: AHA-BUCH GmbH, Einbeck, GermanyAHA-BUCH GmbH
Contact seller5-star sellerCondition: New
£ 52.44
£ 51.68 shippingShips from Germany to U.S.A.Quantity: 1 available
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The complexity and functionality of electronic control units have more and more increased the last years. In addition, the requirements of these systems became harder in terms of safety. However, the development of present microcontrolle…rs follows the trend of decreasing feature size that leads to less reliability, arbitrary hardware faults are more likely. This lack of reliability is often compensated by several pure software-based approaches using error detecting codes. The coded processing uses arithmetic codes to detect arbitrary faults during the calculation of results in processing units of a microcontroller. Further, related works often proof the effectivity of the used code by experimental methods. Sufficient models for analytical evaluations are not known. Thus, this work discusses the approach of model-based reliability evaluation of arithmetic operations in a processor system.
