VHDL for Simulation, Synthesis and Formal Proofs of Hardware

. Ed(s): Mermet, Jean

ISBN 10: 0792392531 / ISBN 13: 9780792392538

Published by Kluwer Academic Publishers, 1992

About this Item

Presents recent research on four key issues related to the use of VHDL as a standard for hardware description: simulation of circuits using VHDL; the combination of synthesis and VHDL in designing circuits; the formal verification of VHDL designs; and modelling issues and system level design. Editor(s): Mermet, Jean. Series: The Springer International Series in Engineering and Computer Science. Num Pages: 307 pages, biography. BIC Classification: TJFC; UY. Category: (P) Professional & Vocational; (UP) Postgraduate, Research & Scholarly. Dimension: 235 x 155 x 19. Weight in Grams: 1380. . 1992. Hardback. . . . . Books ship from the US and Ireland.

Seller Inventory # V9780792392538

Bibliographic Details

• Title: VHDL for Simulation, Synthesis and Formal Proofs of Hardware
• Publisher: Kluwer Academic Publishers
• Publication Date: 1992
• Language: English
• ISBN 10: 0792392531
• ISBN 13: 9780792392538
• Binding: Hardcover
• Condition: New

About this title

Synopsis

The success of VHDL since it has been balloted in 1987 as an IEEE standard may look incomprehensible to the large population of hardware designers, who had never heared of Hardware Description Languages before (for at least 90% of them), as well as to the few hundreds of specialists who had been working on these languages for a long time (25 years for some of them). Until 1988, only a very small subset of designers, in a few large companies, were used to describe their designs using a proprietary HDL, or sometimes a HDL inherited from a University when some software environment happened to be developped around it, allowing usability by third parties. A number of benefits were definitely recognized to this practice, such as functional verification of a specification through simulation, first performance evaluation of a tentative design, and sometimes automatic microprogram generation or even automatic high level synthesis. As there was apparently no market for HDL's, the ECAD vendors did not care about them, start-up companies were seldom able to survive in this area, and large users of proprietary tools were spending more and more people and money just to maintain their internal system.

Synopsis

The emergence of VHDL, as a standard for hardware description languages helped disseminate the use of such languages among IC designers. The creation of the standard however does not mean that all work has ceased. Research continues in the use of the language and on improvements of the standard. This book presents recent research on four key issues related to the use of VHDL. The first part covers simulation of circuits using VHDL in which timing and switching are central themes. Part 2 looks at the combination of synthesis and VHDL in designing circuits. This includes a case study of chip design using silicon 1076. Advances in the formal verification of VHDL designs are given in Part 3. This relatively new area in the use of VHDL is developing rapidly into an important issue for speeding the design of circuits. The final part considers modelling issues and system level design. The contributions to this volume are based on specially selected papers from EURO-VHDL conferences in 1990 and 1991. These papers have been updated and expanded to give the reader a current state of the art in the use of VHDL in circuit design.