SystemVerilog for Design Second Edition (Hardcover)

Stuart Sutherland

18 ratings by Goodreads

Language: English

Published by Springer-Verlag New York Inc., New York, NY, 2006

0387333991 / 9780387333991

  • Hardcover
  • New
See all details

Seller: AussieBookSeller, Truganina, VIC, AustraliaAussieBookSeller

5-star seller

AbeBooks seller since June 22, 2007

View this seller's items
Hardcover

Condition: New

£ 298.67

£ 27.37 shipping 
Ships from Australia to U.S.A.

Quantity: 1 available

Add to basket
Free 30-day returns

Item description from seller

Hardcover. SystemVerilog is a rich set of extensions to the IEEE 1364-2001 Verilog Hardware Description Language (Verilog HDL). These extensions address two major aspects of HDL-based design. First, modeling very large designs with concise, accurate, and intuitive code. Second, writing high-level test programs to efficiently and effectively verify these large designs.The first edition of this book addressed the first aspect of the SystemVerilog extensions to Verilog. Important modeling features were presented, such as two-state data types, enumerated types, user-degined types, structures, unions, and interfaces. Emphasis was placed on the proper usage of these enhancements for simulation and synthesis.SystemVerilog for Design, Second Edition has been extensively revised on a chapter by chapter basis to include the many text and example updates needed to reflect changes that were made between the first edition of this book was written and the finalization of the new standard. It is important that the book reflect these syntax and semantic changes to the SystemVerilog language.In addition, the second edition features a new chapter that explanis the SystemVerilog "packages", a new appendix that summarizes the synthesis guidelines presented throughout the book, and all of the code examples have been updated to the final syntax and rerun using the latest version of the Synopsys, Mentor, and Cadance tools. In its updated second edition, this book has been rewritten chapter-by-chapter to accurately reflect the syntax and semantic changes to the SystemVerilog language standard, making it an essential reference for systems professionals who need the latest version information Shipping may be from our Sydney, NSW warehouse or from our UK or US warehouse, depending on stock availability.

Seller Inventory # 9780387333991

Title
SystemVerilog for Design Second Edition (Hardcover)
Author
Stuart Sutherland
Publisher
Springer-Verlag New York Inc., New York, NY
Publication year
2006
Condition
new
Binding
Hardcover
Language
English
ISBN 10
0387333991
ISBN 13
9780387333991
Edition
2nd Edition

AussieBookSeller

Truganina, VIC, Australia

5-star seller

AbeBooks seller since June 22, 2007

Shipping rates from Australia to U.S.A.

Item25 to 45 business days8 to 14 business days
First item£ 27.37£ 32.55
Delivery times are set by sellers and vary by carrier and location. Orders passing through Customs may face delays and buyers are responsible for any associated duties or fees. Sellers may contact you regarding additional charges to cover any increased costs to ship your items.

Payment methods

  • Visa
  • Mastercard
  • American Express
  • Apple Pay
  • Google Pay

Seller's business information

The Nile Group Pty Ltd

42 Apex Drive
Truganina, VIC Australia 3029