Synopsis:
Processor arrays have established themselves as an inexpensive form of parallel computer suitable for a wide range of highly parallel applications. They achieve their performance by huge replication of simple processors known as processing elements or PE. This book investigates enhancements to the conventional bit serial PE with the aim of improving its performance in situations where the small grain parallelism of a single instruction-stream, multiple data stream (SIMD) class parallel computer architecture is inefficient.The book describes the development of an SIMD class parallel computer based on processor arrays. Surprisingly, for many problems a large array of bit serial processing elements is a better source of processing power than a small array of complex processors, and the reconfigurable processor array described here is enhanced with floating-point, multiplication, and data cache facilities to improve the operation of such arrays. The RPA also has features that allow clusters of processing elements to operate on each data item so that hardware parallelism can be matched with data parallelism.The implementation of the architecture as a chip design, for possible VLSI realization, is described, and an appendix contains a high level formal description of the processing element in a registertransfer language.Andrew Rushton teaches at the University of Southampton. "Reconfigurable Processor Array" is included in the series Research Monographs in Parallel and Distributed Computing, copublished with Pitman Publishing.
Synopsis:
A description of the development of a parallel computer of the single instruction-stream, multiple data-stream (SIMD) class. It is a type of SIMD computer known as a processor-array and the computer described here is known as the reconfigurable processor-array or RPA. For simple operations a large array of bit-serial processing elements is a better source of processing power than a small array of complex processors, and the RPA described here is enhanced with floating-point, multiplication and data cache facilities to improve the operation of such arrays. The RPA also has features which allow clusters of processing elements to operate on each data item so that hardware parallelism can be matched with data parallelism. The implementation of the architecture as a chip deisgn, for possible VLSI realization, is described, and the appendix contains a high-level formal description of the processing element in a register-transfer language.
"About this title" may belong to another edition of this title.
