Introduction to Logic Synthesis Using Verilog HDL (Synthesis Lect

Language: English

Published by Morgan and Claypool Publishers, 2006

1598291068 / 9781598291063

  • Softcover
  • Used
See all details

Seller: Hawking Books, Edgewood, TX, U.S.A.Hawking Books

4-star seller

AbeBooks seller since February 14, 2022

View this seller's items
Softcover

Condition: Used - Fair

£ 381.30

 Free Shipping 
Ships within U.S.A.

Quantity: 1 available

Add to basket
Free 30-day returns

Item description from seller

Has writing/highlighting. Acceptable Condition. Five star seller - Buy with confidence.

Seller Inventory # X1598291068X4

Title
Introduction to Logic Synthesis Using Verilog HDL (Synthesis Lect
Author
Reese, Robert B.
Publisher
Morgan and Claypool Publishers
Publication year
2006
Condition
Acceptable
Binding
Soft cover
Language
English
ISBN 10
1598291068
ISBN 13
9781598291063

Hawking Books

Edgewood, TX, U.S.A.

4-star seller

AbeBooks seller since February 14, 2022

Shipping rates within U.S.A.

Item5 to 14 business days3 to 6 business days
First item£ 0.00£ 15.07
Delivery times are set by sellers and vary by carrier and location. Orders passing through Customs may face delays and buyers are responsible for any associated duties or fees. Sellers may contact you regarding additional charges to cover any increased costs to ship your items.

Payment methods

  • Visa
  • Mastercard
  • American Express
  • Apple Pay
  • Google Pay

Store description

Hawking Books is dedicated to providing each customer with the highest standard of customer service.

Specialty

common and uncommon., New and old

Seller's business information

Murrmoz LLC

PO Box 839
Edgewood, TX U.S.A. 75117