Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms

Language: English

Published by Springer-Verlag New York Inc., US, 2006

1402048254 / 9781402048258

  • Hardcover
  • New
See all details

Seller: Rarewaves.com USA, London, London, United KingdomRarewaves.com USA

5-star seller

AbeBooks seller since June 11, 2025

View this seller's items
Hardcover

Condition: New

£ 176.86

 Free Shipping 
Ships from United Kingdom to U.S.A.

Quantity: Over 20 available

Add to basket

Item description from seller

We are presently observing a paradigm change in designing complex SoC as it occurs roughly every twelve years due to the exponentially increasing number of transistors on a chip. This design discontinuity, as all previous ones, is characterized by a move to a higher level of abstraction. This is required to cope with the rapidly increasing design costs. While the present paradigm change shares the move to a higher level of abstraction with all previous ones, there exists also a key difference. For the ?rst time shrinking geometries do not leadtoacorrespondingincreaseofperformance. InarecenttalkLisaSuofIBM pointed out that in 65nm technology only about 25% of performance increase can be attributed to scaling geometries while the lion share is due to innovative processor architecture [1]. We believe that this fact will revolutionize the entire semiconductor industry. What is the reason for the end of the traditional view of Moore's law? It is instructive to look at the major drivers of the semiconductor industry: wireless communications and multimedia. Both areas are characterized by a rapidly increasingdemandofcomputationalpowerinordertoprocessthesophisticated algorithmsnecessarytooptimallyutilizethepreciousresourcebandwidth. The computational power cannot be provided by traditional processor architectures and shared bus type of interconnects. The simple reason for this fact is energy ef?ciency: there exist orders of magnitude between the energy ef?ciency of an algorithm implemented as a ?xed functionality computational element and of a software implementation on a processor.

Seller Inventory # LU-9781402048258

Title
Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms
Author
Tim Kogel, Rainer Leupers, Heinrich Meyr
Publisher
Springer-Verlag New York Inc., US
Publication year
2006
Condition
New
Binding
Hardback
Language
English
ISBN 10
1402048254
ISBN 13
9781402048258
Edition
2006 ed.

Rarewaves.com USA

London, London, United Kingdom

5-star seller

AbeBooks seller since June 11, 2025

Shipping rates from United Kingdom to U.S.A.

Item9 to 14 business days9 to 14 business days
First item£ 0.00£ 0.00
Delivery times are set by sellers and vary by carrier and location. Orders passing through Customs may face delays and buyers are responsible for any associated duties or fees. Sellers may contact you regarding additional charges to cover any increased costs to ship your items.

Payment methods

VisaMastercardAmerican ExpressApple PayGoogle Pay

Seller's business information

RAREWAVES.COM LIMITED

Elsley Court, 20-22 Great Titchfield Street
London, United Kingdom W1W 8BE