Improving Performance and Reducing Power with Hardware Acceleration: Static Timing Analysis Based Transformations of Combinational Logic in a High Level ASIC Synthesis Flow
Ihrig, Colin J.
Sold by Best Price, Torrance, CA, U.S.A.
AbeBooks Seller since 30 August 2024
New - Soft cover
Condition: New
Quantity: 2 available
Add to basket