Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques

Sengupta, Anirban

ISBN 10: 1839530316 / ISBN 13: 9781839530319

Published by The Institution of Engineering and Technology, 2020

About this Item

Seller Inventory # 26376625461

Bibliographic Details

• Title: Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques
• Publisher: The Institution of Engineering and Technology
• Publication Date: 2020
• Language: English
• ISBN 10: 1839530316
• ISBN 13: 9781839530319
• Binding: Hardcover
• Condition: New

About this title

Synopsis

This book presents advanced forensic detective control and obfuscation techniques for securing hardware IP cores by exploring beyond conventional technologies. The theme is important to researchers in various areas of specialization, because it encompasses the overlapping topics of EDA-CAD, hardware design security, VLSI design, IP core protection, optimization using evolutionary computing, system-on-chip design and finally application specific processor/hardware accelerator design for consumer electronics applications.

The book begins by introducing forensic detective control and obfuscation mechanisms for hardware and IP core security. Further chapters cover hardware stenography, digital signature driven hardware authentication, fault-secured IP cores using digital signature-based watermarks, multi-level watermarking, cryptosystem-based multi-variable fingerprinting, multi-phase and hologram-based obfuscation, and security of functionally obfuscated DSP cores.

About the Author

Anirban Sengupta (PhD, FIET, FBCS) is an Associate Professor in Computer Science and Engineering at the Indian Institute of Technology (I.I.T) Indore. He has over 205 publications, 3 Books and 11 Patents and is an IEEE Distinguished Visitor of the IEEE Computer Society as well as an IEEE Distinguished Lecturer at the IEEE Consumer Electronics Society. He is an elected Fellow of the IET and Fellow of the British Computer Society. He is also the Deputy EiC of IET Computers and Digital Techniques and Chair, EiC of the IEEE Computer Society Technical Committee on VLSI as well as holding Editorial positions in more than a dozen IEEE Transactions/Journals/Magazines. He has held many Chair positions in major IEEE flagship conferences and is recipient of several IEEE Honors such as IEEE Editor Awards and Best Paper Awards from Journals/Magazines and Conferences.