Title: Formal Semantics And Proof Techniques For Optimizing Vhdl Models (Hb)
Publisher: Springer
Publication Date: 1998
Language: English
ISBN 10: 0792383753
ISBN 13: 9780792383758
Binding: Hardcover
Condition: New

About this title

Synopsis

Formal Semantics and Proof Techniques for Optimizing VHDL Models presents a formal model of VHDL that clearly specifies both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL. The dynamic semantics is presented as a description of what the simulation of VHDL means. In particular it specifies what values the signals of a VHDL description will take if the description were to be executed. An advantage of the approach is that the semantic model can be used to validate different simulation algorithms. The book also presents an embedding of the dynamic semantics in a proof checker which is then used to prove equivalences of classes of VHDL descriptions.
Formal Semantics and Proof Techniques for Optimizing VHDL Models is written for hardware designers who are interested in the formal semantics of VHDL.

Synopsis

"Formal Semantics and Proof Techniques for Optimizing VHDL Models" presents a formal model of VHDL that clearly specifies both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL. The dynamic semantics is presented as a description of what the simulation of VHDL means. In particular it specifies what values the signals of a VHDL description will take if the description were to be executed. An advantage of the approach is that the semantic model can be used to validate different simulation algorithms. The book also presents an embedding of the dynamic semantics in a proof checker which is then used to prove equivalences of classes of VHDL descriptions. "Formal Semantics and Proof Techniques for Optimizing VHDL Models" is written for hardware designers who are interested in the formal semantics of VHDL.

"About this title" may belong to another edition of this title.

Store Description

We sell textbooks to students at very affordable prices. All books are brand new, satisfaction guaranteed.

Visit Seller's Storefront

Seller's business information

Romtrade Corp.
39137 BYERS DR., STERLING HEIGHTS, MI, 48310, U.S.A.

Sale & Shipping Terms

Terms of Sale

We guarantee the condition of every book as it's described on the Abebooks web
sites. If you're dissatisfied with your purchase (Incorrect Book/Not as
Described/Damaged) or if the order hasn't arrived, you're eligible for a refund
within 30 days of the estimated delivery date. If you've changed your mind about
a book that you've ordered, please use the Ask bookseller a question link to
contact us and we'll respond within 2 business days. The contact persons name is
Constantin Marandici and the m...

More Information

Right of cancellation

Shipping Terms

Orders usually ship within 2 business days. Shipping costs are based on books weighing 2.2 LB, or 1 KG. If your book order is heavy or oversized, we may contact you to let you know extra shipping is required. We use USPS, DHL and ARAMEX for shipping.

Shipping rates within U.S.A.

Shipping rates within U.S.A.
Order quantity	5 to 10 business days	3 to 6 business days
First item	� 0.00	� 0.00

Delivery times are set by sellers and vary by carrier and location. Orders passing through Customs may face delays and buyers are responsible for any associated duties or fees. Sellers may contact you regarding additional charges to cover any increased costs to ship your items.