Designing Network On-Chip Architectures in the Nanoscale Era

Language: English

Published by Chapman and Hall/CRC, 2010

1439837104 / 9781439837108

Series: Book 9 of 27 - Chapman & Hall/CRC Computational Science

  • Hardcover
  • New
See all details

Seller: Home-set, Mannheim, GermanyHome-set

5-star seller

AbeBooks seller since April 13, 2026

Hardcover

Condition: New

£ 269.78

£ 49.09 shipping 
Ships from Germany to U.S.A.

Quantity: 2 available

Add to basket
Free 30-day returns

Item description from seller

Going beyond isolated research ideas and design experiences, Designing Network On-Chip Architectures in the Nanoscale Era covers the foundations and design methods of network on-chip (NoC) technology. The contributors draw on their own lessons learned to provide strong practical guidance on various design issues.Exploring the design process of the network, the first part of the book focuses on basic aspects of switch architecture and design, topology selection, and routing implementation. In the second part, contributors discuss their experiences in the industry, offering a roadmap to recent products. They describe Tilera's TILE family of multicore processors, novel Intel products and research prototypes, and the TRIPS operand network (OPN). The last part reveals state-of-the-art solutions to hardware-related issues and explains how to efficiently implement the programming model at the network interface. In the appendix, the microarchitectural details of two switch architectures targeting multiprocessor system-on-chips (MPSoCs) and chip multiprocessors (CMPs) can be used as an experimental platform for running tests.A stepping stone to the evolution of future chip architectures, this volume provides a how-to guide for designers of current NoCs as well as designers involved with 2015 computing platforms. It cohesively brings together fundamental design issues, alternative design paradigms and techniques, and the main design tradeoffs-consistently focusing on topics most pertinent to real-world NoC designers. Sprache: Englisch Gewicht in Gramm: 904.…

Title
Designing Network On-Chip Architectures in the Nanoscale Era
Publisher
Chapman and Hall/CRC
Publication year
2010
Condition
Neu
Binding
Gebundene Ausgabe
Language
English
ISBN 10
1439837104
ISBN 13
9781439837108
Item weight
904 grams
Series
Book 9 of 27: Chapman & Hall/CRC Computational Science

Home-set

Mannheim, Germany

5-star seller

AbeBooks seller since April 13, 2026

Shipping rates from Germany to U.S.A.

Item10 to 12 business days8 to 10 business days
First item£ 49.09£ 73.87
Delivery times are set by sellers and vary by carrier and location. Orders passing through Customs may face delays and buyers are responsible for any associated duties or fees. Sellers may contact you regarding additional charges to cover any increased costs to ship your items.

Payment methods

  • Visa
  • Mastercard
  • American Express
  • Apple Pay
  • Google Pay
  • Check

Specialty

Buch

Seller's business information

Home-set

Germany