Decimation Lowpass Filters for Sigma-Delta Modulators

This item is printed on demand - it takes 3-4 days longer - Neuware -Scholarly Research Paper from the year 1998 in the subject Electrotechnology, grade: 1,0, Technical University of Braunschweig (Elektrotechnik), language: English, abstract: Inhaltsangabe:Abstract:The purpose of this thesis is to compare several filter topologies used for the decimation of sigma-delta modulated digital signals. The goal is to present optimized filter architectures with regard to an efficient VLSI implementation. A fifth-order 1-bit sigma-delta modulator using local feedback techniques will be considered as the front-end A/D converter. The subsequent digital filter reduces the sampling rate by a factor of 32. The decimation filter must guarantee a narrow transition band between 0.5 and 0.55 and stopband attenuation of 100dB.Chapter 1 provides a brief introduction into the principles of digital signal processing. The considerations are focused on FIR filters due to the requirements for acoustic applications.Chapter 2 illustrates the proposed overall structure and the design flow.The objective of chapter 3 is to present the principles of oversampling data converters using sigma-delta techniques. The 5V fifth-order SD-modulator with 90dB dynamic range (SNR+THD) will be presented, which has been fabricated in 1.2µm CMOS technology. For the sake of simplicity and robustness, a 1-bit quantizer will be used.Chapter 4 deals with typical hardware realizations of digital filters. Apart from the brute force implementation of the multirate filter with identical filters running in parallel, also the LUT-based approach for small filter orders will be presented. Due to the advantages of compact implementation, the bit-serial approach and the bit-serial multiplier are investigated in detail.In chapter 5 the straightforward one-stage multirate FIR filter will be introduced. To satisfy the specifications, a 4096 tap lowpass FIR filter will be designed. The influence of coefficient quantization is investigated and furthermore the block scaling method, to represent small values, is presented. The single-stage implementation becomes the more unattractive the higher the filter specifications are.Chapter 6, therefore, focuses the investigations on cascaded structures. The first stage is realized as a comb or sincK filter and decimates by a factor of 8 or 4. The frequently used conventional comb filter will be used but also a new architecture will be described. The new structure is based on the conventional comb filter with filter sharpening techniques to improve the frequency behavior. The unavoidable passband droop must be compensated for by the following lowpass FIR filter. In order to compare several filter realizations, three examples are considered. These are the comb-FIR cascade, the sharpened comb-FIR cascade and the sharpened comb-half band filter cascade. Finally, the FIR filter realization using periodically time-varying coefficients (FIR-PTV filter) will be considered.Zusammenfassung:Thema der vorliegenden Studienarbeit ist der Vergleich und die Aufwandsabschätzung verschiedener digitaler Dezimationsfilter für den Einsatz bei A/D Wandlern nach dem Sigma-Delta Prinzip. Den Anfang macht eine Einführung in die Grundlagen der digitalen Filtertechnik sowie der Sigma-Delta Modulation. Anschließend werden die Möglichkeiten der Hardwareimplementierung prinzipiell vorgestellt. Im Hinblick auf eine VLSI Implementierung, ist jeweils der Hardwareumfang abgeschätzt worden.Als Referenz dient das unkaskadierte FIR Dezimationsfilter. Die hohen Anforderungen, ein schmales Übergangsband (0.5; 0.55) und eine Sperrdämpfung von 100dB, machen ein Filter der Ordnung 4096 nötig. Das Frequenzverhalten wurde mit Routinen aus den MATLAB Toolboxen bestimmt. Es ist der Einfluß einer Koeffizientenquantisierung mittels Simulation gezeigt worden. Eine minimale Koeffizientenwortlänge von 22 Bit konnte ermittelt werden. Das blockweise Skalieren von . 188 pp. Englisch.…