Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of today s digital designs. ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.

About the Author:

By Richard Munden

"About this title" may belong to another edition of this title.

Store Description

The Saint Bookstore has a range of over 1 million titles available.

Visit Seller's Storefront

Seller's business information

SB ONLINE LTD
50 Devonshire Road, Southport, PR9 7BZ, United Kingdom

Terms of Sale:

Please order through the Abebooks checkout. We only take orders through Abebooks - We don't take direct orders by email or phone.

Refunds or Returns: A full refund of the purchase price will be given if returned within 30 days in undamaged condition.

As a seller on abebooks we adhere to the terms explained at http://www.abebooks.co.uk/docs/HelpCentral/buyerIndex.shtml - if you require further assistance please email us at orders@thesaintbookstore.co.uk

Shipping Terms:

Most orders usually ship within 1-3 business days, but some can take up to 7 days.

Payment Methods
accepted by seller

Add to Wants

Items related to ASIC and FPGA Verification: A Guide to Component Modeling

ASIC and FPGA Verification: A Guide to Component Modeling

Richard Munden

New - Soft cover

Seller's business information