Logic Synthesis and SOC Prototyping: RTL Design using VHDL - Softcover

Taraate, Vaibbhav

 
9789811513152: Logic Synthesis and SOC Prototyping: RTL Design using VHDL

This specific ISBN edition is currently not available.

Synopsis

Introduction.- ASIC Design and SOC prototype.- Design using VHDL & Guidelines.- Design using VHDL & Guidelines.- Design and Verification Strategies.- VHDL Design and RTL Tweaks.- ASIC Synthesis and Design Constraints.- Design optimization.- Design optimization.- FPGA for SOC Prototype.- Prototype using Single and Multiple FPGA.  

"synopsis" may belong to another edition of this title.

Other Popular Editions of the Same Title

9789811513138: Logic Synthesis and SOC Prototyping: RTL Design using VHDL

Featured Edition

ISBN 10:  9811513139 ISBN 13:  9789811513138
Publisher: Springer, 2020
Hardcover