Language:Chinese.No Binding.publisher:Tsinghua University Press Pub. Date :2010-05.description:Pages Number: 177 Publisher: Tsinghua University Press Pub . Date :2010-05. book design and preparation of 11 experiments: instruction set and architecture. pipeline and pipeline conflicts. scheduling and delayed branch instruction. cache performance
"synopsis" may belong to another edition of this title.
£ 11.06 shipping from China to United Kingdom
Destination, rates & speedsSeller: liu xing, Nanjing, JS, China
paperback. Condition: New. Paperback. Pub Date: 2010. Pages: 177 Language: Chinese in Publisher: Tsinghua University Press computer system architecture practice tutorial design and the preparation of the 11 experiments: the conflict in the instruction set and architecture. pipelining and pipelining. instruction scheduling and delay branch. Cache performance analysis. Tomasulo algorithm works given sequence buffer (ROB). multi-Cache coherence - listens protocol. multi-Cache coherence - directory protocol. Computer syste. Seller Inventory # CB043203
Quantity: 1 available