An Efficient Hardware Architecture for Multimedia Encryption Using DWT: Multimedia Encryption and Authentication Using the Discrete Wavelet Transform - Softcover
Synopsis
This book introduces a zero-overhead encryption and authentication scheme for real-time embedded multimedia systems. The parametrized construction of the Discrete Wavelet Transform (DWT) compression block is used to introduce a free parameter in the design. It allows building a keyspace for lightweight multimedia encryption. The parametrization yields rational coefficients leading to an efficient fixed point hardware implementation. A clock speed of over 240 MHz was achieved on a Xilinx Virtex 5 FPGA. Comparison with existing approaches was performed to indicate the high throughput and low hardware overhead in adding the security feature to the DWT architecture.The project will be implemented using HDL. Simulation will be done to verify the functionality and synthesis will be done to get the NETLIST. Simulation and synthesis will be done using Xilinx Tools.
"synopsis" may belong to another edition of this title.
Search results for An Efficient Hardware Architecture for Multimedia Encryption...
Seller Image
An Efficient Hardware Architecture for Multimedia Encryption Using DWT
Published by
LAP LAMBERT Academic Publishing Aug 2022, 2022
ISBN 10: 6205491133
ISBN 13: 9786205491133
New
Taschenbuch
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book introduces a zero-overhead encryption and authentication scheme for real-time embedded multimedia systems. The parametrized construction of the Discrete Wavelet Transform (DWT) compression block is used to introduce a free parameter in the design. It allows building a keyspace for lightweight multimedia encryption. The parametrization yields rational coefficients leading to an efficient fixed point hardware implementation. A clock speed of over 240 MHz was achieved on a Xilinx Virtex 5 FPGA. Comparison with existing approaches was performed to indicate the high throughput and low hardware overhead in adding the security feature to the DWT architecture.The project will be implemented using HDL. Simulation will be done to verify the functionality and synthesis will be done to get the NETLIST. Simulation and synthesis will be done using Xilinx Tools. 108 pp. Englisch. Seller Inventory # 9786205491133
Seller Image
An Efficient Hardware Architecture for Multimedia Encryption Using DWT
Published by
LAP Lambert Academic Publishing, 2022
ISBN 10: 6205491133
ISBN 13: 9786205491133
New
Kartoniert / Broschiert
Seller: moluna, Greven, Germany
Seller rating 5 out of 5 stars
Kartoniert / Broschiert. Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. This book introduces a zero-overhead encryption and authentication scheme for real-time embedded multimedia systems. The parametrized construction of the Discrete Wavelet Transform (DWT) compression block is used to introduce a free parameter in the design. Seller Inventory # 699354171
Buy New
£ 44.06
£ 41.98 shipping
Ships from Germany to U.S.A.
Ships from Germany to U.S.A.
Quantity: Over 20 available
Seller Image
An Efficient Hardware Architecture for Multimedia Encryption Using DWT
Published by
LAP LAMBERT Academic Publishing Aug 2022, 2022
ISBN 10: 6205491133
ISBN 13: 9786205491133
New
Taschenbuch
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book introduces a zero-overhead encryption and authentication scheme for real-time embedded multimedia systems. The parametrized construction of the Discrete Wavelet Transform (DWT) compression block is used to introduce a free parameter in the design. It allows building a keyspace for lightweight multimedia encryption. The parametrization yields rational coefficients leading to an efficient fixed point hardware implementation. A clock speed of over 240 MHz was achieved on a Xilinx Virtex 5 FPGA. Comparison with existing approaches was performed to indicate the high throughput and low hardware overhead in adding the security feature to the DWT architecture.The project will be implemented using HDL. Simulation will be done to verify the functionality and synthesis will be done to get the NETLIST. Simulation and synthesis will be done using Xilinx Tools.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 108 pp. Englisch. Seller Inventory # 9786205491133
Seller Image
An Efficient Hardware Architecture for Multimedia Encryption Using DWT | Multimedia Encryption and Authentication Using the Discrete Wavelet Transform
Published by
LAP LAMBERT Academic Publishing, 2022
ISBN 10: 6205491133
ISBN 13: 9786205491133
New
Taschenbuch
Seller: preigu, Osnabrück, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. An Efficient Hardware Architecture for Multimedia Encryption Using DWT | Multimedia Encryption and Authentication Using the Discrete Wavelet Transform | Banavath Dhanalaxmi | Taschenbuch | Englisch | 2022 | LAP LAMBERT Academic Publishing | EAN 9786205491133 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu Print on Demand. Seller Inventory # 123946385
Seller Image
An Efficient Hardware Architecture for Multimedia Encryption Using DWT : Multimedia Encryption and Authentication Using the Discrete Wavelet Transform
Published by
LAP LAMBERT Academic Publishing, 2022
ISBN 10: 6205491133
ISBN 13: 9786205491133
New
Taschenbuch
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - This book introduces a zero-overhead encryption and authentication scheme for real-time embedded multimedia systems. The parametrized construction of the Discrete Wavelet Transform (DWT) compression block is used to introduce a free parameter in the design. It allows building a keyspace for lightweight multimedia encryption. The parametrization yields rational coefficients leading to an efficient fixed point hardware implementation. A clock speed of over 240 MHz was achieved on a Xilinx Virtex 5 FPGA. Comparison with existing approaches was performed to indicate the high throughput and low hardware overhead in adding the security feature to the DWT architecture.The project will be implemented using HDL. Simulation will be done to verify the functionality and synthesis will be done to get the NETLIST. Simulation and synthesis will be done using Xilinx Tools. Seller Inventory # 9786205491133