Synopsis
"One among the current trends in VLSI design is to minimize implementation area either by decreasing the feature size or by decreasing the number of devices used to achieve the desired operation. However while doing so it is expected that the voltage value of the designated outputs gets degraded, due to which they might not be suitable for cascaded circuit design. Thus this work provided some basic design strategies that help us achieve circuit minimization of an adder circuit keeping in view its capability of driving the following cascaded stages in applications such as multiplier circuits."
"synopsis" may belong to another edition of this title.
Search results for MOS Based Adder Design for Multiplication Algorithms
Seller Image
MOS Based Adder Design for Multiplication Algorithms
Published by
LAP LAMBERT Academic Publishing Mrz 2018, 2018
ISBN 10: 6137382214
ISBN 13: 9786137382219
New
Taschenbuch
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -'One among the current trends in VLSI design is to minimize implementation area either by decreasing the feature size or by decreasing the number of devices used to achieve the desired operation. However while doing so it is expected that the voltage value of the designated outputs gets degraded, due to which they might not be suitable for cascaded circuit design. Thus this work provided some basic design strategies that help us achieve circuit minimization of an adder circuit keeping in view its capability of driving the following cascaded stages in applications such as multiplier circuits.' 60 pp. Englisch. Seller Inventory # 9786137382219
Seller Image
MOS Based Adder Design for Multiplication Algorithms
Published by
LAP LAMBERT Academic Publishing, 2018
ISBN 10: 6137382214
ISBN 13: 9786137382219
New
Softcover
Seller: moluna, Greven, Germany
Seller rating 5 out of 5 stars
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Amin Khan AfshanAfshan Amin Khan Received B.Eng. Degree in ECE from Islamic University of Science and Technology, Awantipora, J&K in year, 2011 and M .Tech Degree in ECE from Lovely Professional University, Jalandar, Punjab in year, . Seller Inventory # 385845740
Buy New
£ 27.82
£ 42.31 shipping
Ships from Germany to U.S.A.
Ships from Germany to U.S.A.
Quantity: Over 20 available
Seller Image
MOS Based Adder Design for Multiplication Algorithms
Published by
LAP LAMBERT Academic Publishing Mär 2018, 2018
ISBN 10: 6137382214
ISBN 13: 9786137382219
New
Taschenbuch
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -'One among the current trends in VLSI design is to minimize implementation area either by decreasing the feature size or by decreasing the number of devices used to achieve the desired operation. However while doing so it is expected that the voltage value of the designated outputs gets degraded, due to which they might not be suitable for cascaded circuit design. Thus this work provided some basic design strategies that help us achieve circuit minimization of an adder circuit keeping in view its capability of driving the following cascaded stages in applications such as multiplier circuits.'VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 60 pp. Englisch. Seller Inventory # 9786137382219
Seller Image
MOS Based Adder Design for Multiplication Algorithms
Published by
LAP LAMBERT Academic Publishing, 2018
ISBN 10: 6137382214
ISBN 13: 9786137382219
New
Taschenbuch
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - 'One among the current trends in VLSI design is to minimize implementation area either by decreasing the feature size or by decreasing the number of devices used to achieve the desired operation. However while doing so it is expected that the voltage value of the designated outputs gets degraded, due to which they might not be suitable for cascaded circuit design. Thus this work provided some basic design strategies that help us achieve circuit minimization of an adder circuit keeping in view its capability of driving the following cascaded stages in applications such as multiplier circuits.'. Seller Inventory # 9786137382219
Seller Image
MOS Based Adder Design for Multiplication Algorithms
Published by
LAP LAMBERT Academic Publishing, 2018
ISBN 10: 6137382214
ISBN 13: 9786137382219
New
Taschenbuch
Seller: preigu, Osnabrück, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. MOS Based Adder Design for Multiplication Algorithms | Afshan Amin Khan | Taschenbuch | 60 S. | Englisch | 2018 | LAP LAMBERT Academic Publishing | EAN 9786137382219 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. Seller Inventory # 113487690