Items related to Layout-Aware Analog Synthesis Methodology: Approaches...
Layout-Aware Analog Synthesis Methodology: Approaches for Parasitic-Inclusive Symbolic Circuit Representation and Extraction for Synthesis - Softcover
Synopsis
Layout-induced parasitics have significant effects on the behavior of circuits in general and the performance of high-frequency analog ones in particular. To achieve parasite-inclusive performance-closure, layout-aware circuit synthesis methodologies are beginning to emerge. In layout-in-the-loop synthesis methodologies, performance analysis is based on the generation of a concrete layout for the explored circuit sizes. A parasite-inclusive circuit is extracted from the layout using a standard extractor and is analyzed using a simulator to determine whether the required constraints are met; this is time consuming. Various approaches of estimating parasitics lack the correctness that would only come from examining the layout itself. The proposed approach tries to include the exactness of the layout to be generated without actually generating it. It relies on using pre-generated structures for the specified unsized circuit; these structures are generated pre-synthesis and contain the information that a layout would have provided to a synthesis process if it was to be generated. This information contains extraction specifics for modules, their location and routing characteristics.
"synopsis" may belong to another edition of this title.
About the Author
Raoul Badaoui holds a PhD in computer engineering from the University of Cincinnati and a bachelor of engineering from the American University of Beirut. His research focus was on Analog VLSI Electronic Design Automation. He currently works as a research and development engineering lead for Certify, an FPGA prototyping software at Synopsys.
"About this title" may belong to another edition of this title.
Search results for Layout-Aware Analog Synthesis Methodology: Approaches...
Seller Image
Layout-Aware Analog Synthesis Methodology
Published by
LAP LAMBERT Academic Publishing Mrz 2011, 2011
ISBN 10: 3844304797
ISBN 13: 9783844304794
New
Taschenbuch
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Layout-induced parasitics have significant effects on the behavior of circuits in general and the performance of high-frequency analog ones in particular. To achieve parasite-inclusive performance-closure, layout-aware circuit synthesis methodologies are beginning to emerge. In layout-in-the-loop synthesis methodologies, performance analysis is based on the generation of a concrete layout for the explored circuit sizes. A parasite-inclusive circuit is extracted from the layout using a standard extractor and is analyzed using a simulator to determine whether the required constraints are met; this is time consuming. Various approaches of estimating parasitics lack the correctness that would only come from examining the layout itself. The proposed approach tries to include the exactness of the layout to be generated without actually generating it. It relies on using pre-generated structures for the specified unsized circuit; these structures are generated pre-synthesis and contain the information that a layout would have provided to a synthesis process if it was to be generated. This information contains extraction specifics for modules, their location and routing characteristics. 176 pp. Englisch. Seller Inventory # 9783844304794
Quantity: 2 available
Seller Image
Layout-Aware Analog Synthesis Methodology
Published by
LAP LAMBERT Academic Publishing, 2011
ISBN 10: 3844304797
ISBN 13: 9783844304794
New
Softcover
Seller: moluna, Greven, Germany
Seller rating 4 out of 5 stars
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Badaoui RaoulRaoul Badaoui holds a PhD in computer engineering from the University of Cincinnati and a bachelor of engineering from the American University of Beirut. His research focus was on Analog VLSI Electronic Design Automation. Seller Inventory # 5470974
Quantity: Over 20 available
Seller Image
Layout-Aware Analog Synthesis Methodology
Published by
LAP LAMBERT Academic Publishing Mär 2011, 2011
ISBN 10: 3844304797
ISBN 13: 9783844304794
New
Taschenbuch
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. Neuware -Layout-induced parasitics have significant effects on the behavior of circuits in general and the performance of high-frequency analog ones in particular. To achieve parasite-inclusive performance-closure, layout-aware circuit synthesis methodologies are beginning to emerge. In layout-in-the-loop synthesis methodologies, performance analysis is based on the generation of a concrete layout for the explored circuit sizes. A parasite-inclusive circuit is extracted from the layout using a standard extractor and is analyzed using a simulator to determine whether the required constraints are met; this is time consuming. Various approaches of estimating parasitics lack the correctness that would only come from examining the layout itself. The proposed approach tries to include the exactness of the layout to be generated without actually generating it. It relies on using pre-generated structures for the specified unsized circuit; these structures are generated pre-synthesis and contain the information that a layout would have provided to a synthesis process if it was to be generated. This information contains extraction specifics for modules, their location and routing characteristics.Books on Demand GmbH, Überseering 33, 22297 Hamburg 176 pp. Englisch. Seller Inventory # 9783844304794
Quantity: 2 available
Seller Image
Layout-Aware Analog Synthesis Methodology : Approaches for Parasitic-Inclusive Symbolic Circuit Representation and Extraction for Synthesis
Published by
LAP LAMBERT Academic Publishing, 2011
ISBN 10: 3844304797
ISBN 13: 9783844304794
New
Taschenbuch
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Layout-induced parasitics have significant effects on the behavior of circuits in general and the performance of high-frequency analog ones in particular. To achieve parasite-inclusive performance-closure, layout-aware circuit synthesis methodologies are beginning to emerge. In layout-in-the-loop synthesis methodologies, performance analysis is based on the generation of a concrete layout for the explored circuit sizes. A parasite-inclusive circuit is extracted from the layout using a standard extractor and is analyzed using a simulator to determine whether the required constraints are met; this is time consuming. Various approaches of estimating parasitics lack the correctness that would only come from examining the layout itself. The proposed approach tries to include the exactness of the layout to be generated without actually generating it. It relies on using pre-generated structures for the specified unsized circuit; these structures are generated pre-synthesis and contain the information that a layout would have provided to a synthesis process if it was to be generated. This information contains extraction specifics for modules, their location and routing characteristics. Seller Inventory # 9783844304794
Quantity: 1 available