Cost-effective Methods for High-speed Nanometer CMOS VLSI Design: Interconnect and Circuits - Softcover
Synopsis
The semiconductor industry has been following Moore?s law over the past five decades due to the continuous CMOS process technology scaling. This scaling has led to reduced integrated circuit cost, higher integration density and better design performance. On the other hand, many new design challenges have been introduced due to scaling, and these chanllenges become more significant when migrating from one technology node to a newer one with smaller feature size. This book presents seven newly developped circuit and interconnect design methods for nanometer CMOS VLSI designs. The first four methods target issues in global on-chip signaling, on-chip busses, and clock signal distribution. Chapters six and seven of this book present circuit techniques for low-power high- speed digital circuits and high fan-in logic design. The last method presented in this book deals with the mode transition latency and energy overheads in the power-gated low-power designs.
"synopsis" may belong to another edition of this title.
About the Author
Charbel Akl received a M.S. in Computer Engineering from University of Balamand, Lebanon, in 2004, and a PhD in Computer Engineering from University of Louisiana at Lafayette in 2008. After graduation, he joined Intel Corporation where he is currently working on the design and implementation of low power microprocessors.
"About this title" may belong to another edition of this title.
Other Popular Editions of the Same Title
Search results for Cost-effective Methods for High-speed Nanometer CMOS...
Seller Image
Cost-effective Methods for High-speed Nanometer CMOS VLSI Design
Published by
LAP LAMBERT Academic Publishing Mai 2010, 2010
ISBN 10: 3838307321
ISBN 13: 9783838307329
New
Taschenbuch
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The semiconductor industry has been following Moore s law over the past five decades due to the continuous CMOS process technology scaling. This scaling has led to reduced integrated circuit cost, higher integration density and better design performance. On the other hand, many new design challenges have been introduced due to scaling, and these chanllenges become more significant when migrating from one technology node to a newer one with smaller feature size. This book presents seven newly developped circuit and interconnect design methods for nanometer CMOS VLSI designs. The first four methods target issues in global on-chip signaling, on-chip busses, and clock signal distribution. Chapters six and seven of this book present circuit techniques for low-power high- speed digital circuits and high fan-in logic design. The last method presented in this book deals with the mode transition latency and energy overheads in the power-gated low-power designs. 132 pp. Englisch. Seller Inventory # 9783838307329
Seller Image
Cost-effective Methods for High-speed Nanometer CMOS VLSI Design
Published by
LAP LAMBERT Academic Publishing, 2010
ISBN 10: 3838307321
ISBN 13: 9783838307329
New
Softcover
Seller: moluna, Greven, Germany
Seller rating 5 out of 5 stars
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Akl CharbelCharbel Akl received a M.S. in Computer Engineering from University of Balamand, Lebanon, in 2004, and a PhD in Computer Engineering from University of Louisiana at Lafayette in 2008. After graduation, he joined Intel . Seller Inventory # 5411448
Buy New
£ 42.57
£ 41.74 shipping
Ships from Germany to U.S.A.
Ships from Germany to U.S.A.
Quantity: Over 20 available
Seller Image
Cost-effective Methods for High-speed Nanometer CMOS VLSI Design
Published by
LAP LAMBERT Academic Publishing Mai 2010, 2010
ISBN 10: 3838307321
ISBN 13: 9783838307329
New
Taschenbuch
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -The semiconductor industry has been following Moore's law over the past five decades due to the continuous CMOS process technology scaling. This scaling has led to reduced integrated circuit cost, higher integration density and better design performance. On the other hand, many new design challenges have been introduced due to scaling, and these chanllenges become more significant when migrating from one technology node to a newer one with smaller feature size. This book presents seven newly developped circuit and interconnect design methods for nanometer CMOS VLSI designs. The first four methods target issues in global on-chip signaling, on-chip busses, and clock signal distribution. Chapters six and seven of this book present circuit techniques for low-power high- speed digital circuits and high fan-in logic design. The last method presented in this book deals with the mode transition latency and energy overheads in the power-gated low-power designs.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 132 pp. Englisch. Seller Inventory # 9783838307329
Seller Image
Cost-effective Methods for High-speed Nanometer CMOS VLSI Design : Interconnect and Circuits
Published by
LAP LAMBERT Academic Publishing, 2009
ISBN 10: 3838307321
ISBN 13: 9783838307329
New
Taschenbuch
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The semiconductor industry has been following Moore s law over the past five decades due to the continuous CMOS process technology scaling. This scaling has led to reduced integrated circuit cost, higher integration density and better design performance. On the other hand, many new design challenges have been introduced due to scaling, and these chanllenges become more significant when migrating from one technology node to a newer one with smaller feature size. This book presents seven newly developped circuit and interconnect design methods for nanometer CMOS VLSI designs. The first four methods target issues in global on-chip signaling, on-chip busses, and clock signal distribution. Chapters six and seven of this book present circuit techniques for low-power high- speed digital circuits and high fan-in logic design. The last method presented in this book deals with the mode transition latency and energy overheads in the power-gated low-power designs. Seller Inventory # 9783838307329
Seller Image
Cost-effective Methods for High-speed Nanometer CMOS VLSI Design | Interconnect and Circuits
Published by
LAP LAMBERT Academic Publishing, 2010
ISBN 10: 3838307321
ISBN 13: 9783838307329
New
Taschenbuch
Seller: preigu, Osnabrück, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. Cost-effective Methods for High-speed Nanometer CMOS VLSI Design | Interconnect and Circuits | Charbel Akl | Taschenbuch | 132 S. | Englisch | 2010 | LAP LAMBERT Academic Publishing | EAN 9783838307329 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu Print on Demand. Seller Inventory # 101507859
Stock Image
Cost-effective Methods for High-speed Nanometer CMOS VLSI Design: Interconnect and Circuits
Published by
LAP Lambert Academic Publishing, 2009
ISBN 10: 3838307321
ISBN 13: 9783838307329
Used
Paperback
Seller: Mispah books, Redhill, SURRE, United Kingdom
Seller rating 4 out of 5 stars
Paperback. Condition: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book. Seller Inventory # ERICA79038383073216
Buy Used
£ 116
£ 25 shipping
Ships from United Kingdom to U.S.A.
Ships from United Kingdom to U.S.A.
Quantity: 1 available