Items related to Comparative Study on Reduction of Sub-Threshold Leakage...
Synopsis
In order to deal with the active power utilization of high-performance digital designs, dynamic leakage control techniques are required to contribute considerable leakage power savings. As technology scales, sub threshold leakage currents grow exponentially and become an increasingly large component of total power dissipation. The main objective of this project is to reduce the sub-threshold leakage in a CMOS device by making use of sleep transistors and PMOS logic. A low resistance path is generated by using sleep transistors as keepers to drop down the sub-threshold leakage. This is achieved further by using PMOS logic between the pull-up network (PUN) and pull down network (PDN). A fast and efficient leakage reduction technique is put forward which mitigates the power dissipation in addition to the reduction of leakage current. The main objective of the work is to analyze power and delay at 130nm, 90nm, and 45nm technologies for a CMOS half and full adder as well as subtractor circuits using microwind tool.
"synopsis" may belong to another edition of this title.
About the Author
Dr. Kalagadda Bikshalu received Ph.D from JNTUH, Hyderabad and M.Tech in Digital Electronics & Communication Systems and B.Tech in ECE from JNTU, Hyderabad. Presently he is working as Assistant professor in Dept. of ECE, KUCE&T, Kakatiya University, India .His interests are High K dielectrics, Signal and Image processing and Low power VLSI
"About this title" may belong to another edition of this title.
Search results for Comparative Study on Reduction of Sub-Threshold Leakage...
Seller Image
Comparative Study on Reduction of Sub-Threshold Leakage Current
Published by
LAP LAMBERT Academic Publishing Jun 2016, 2016
ISBN 10: 3659899488
ISBN 13: 9783659899485
New
Taschenbuch
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -In order to deal with the active power utilization of high-performance digital designs, dynamic leakage control techniques are required to contribute considerable leakage power savings. As technology scales, sub threshold leakage currents grow exponentially and become an increasingly large component of total power dissipation. The main objective of this project is to reduce the sub-threshold leakage in a CMOS device by making use of sleep transistors and PMOS logic. A low resistance path is generated by using sleep transistors as keepers to drop down the sub-threshold leakage. This is achieved further by using PMOS logic between the pull-up network (PUN) and pull down network (PDN). A fast and efficient leakage reduction technique is put forward which mitigates the power dissipation in addition to the reduction of leakage current. The main objective of the work is to analyze power and delay at 130nm, 90nm, and 45nm technologies for a CMOS half and full adder as well as subtractor circuits using microwind tool. 100 pp. Englisch. Seller Inventory # 9783659899485
Seller Image
Comparative Study on Reduction of Sub-Threshold Leakage Current
Published by
LAP LAMBERT Academic Publishing, 2016
ISBN 10: 3659899488
ISBN 13: 9783659899485
New
Taschenbuch
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - In order to deal with the active power utilization of high-performance digital designs, dynamic leakage control techniques are required to contribute considerable leakage power savings. As technology scales, sub threshold leakage currents grow exponentially and become an increasingly large component of total power dissipation. The main objective of this project is to reduce the sub-threshold leakage in a CMOS device by making use of sleep transistors and PMOS logic. A low resistance path is generated by using sleep transistors as keepers to drop down the sub-threshold leakage. This is achieved further by using PMOS logic between the pull-up network (PUN) and pull down network (PDN). A fast and efficient leakage reduction technique is put forward which mitigates the power dissipation in addition to the reduction of leakage current. The main objective of the work is to analyze power and delay at 130nm, 90nm, and 45nm technologies for a CMOS half and full adder as well as subtractor circuits using microwind tool. Seller Inventory # 9783659899485
Seller Image
Comparative Study on Reduction of Sub-Threshold Leakage Current
Published by
LAP LAMBERT Academic Publishing, 2016
ISBN 10: 3659899488
ISBN 13: 9783659899485
New
Softcover
Seller: moluna, Greven, Germany
Seller rating 5 out of 5 stars
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Bikshalu KalagaddaDr. Kalagadda Bikshalu received Ph.D from JNTUH, Hyderabad and M.Tech in Digital Electronics & Communication Systems and B.Tech in ECE from JNTU, Hyderabad. Presently he is working as Assistant professor in Dept. Seller Inventory # 158125143
Buy New
£ 35.97
£ 41.02 shipping
Ships from Germany to U.S.A.
Ships from Germany to U.S.A.
Quantity: Over 20 available
Stock Image
Comparative Study on Reduction of Sub-Threshold Leakage Current
Published by
LAP LAMBERT Academic Publishing, 2016
ISBN 10: 3659899488
ISBN 13: 9783659899485
New
Paperback
Seller: Revaluation Books, Exeter, United Kingdom
Seller rating 5 out of 5 stars
Paperback. Condition: Brand New. 100 pages. 8.66x5.91x0.23 inches. In Stock. Seller Inventory # 3659899488
Buy New
£ 71.31
£ 10 shipping
Ships from United Kingdom to U.S.A.
Ships from United Kingdom to U.S.A.
Quantity: 1 available
Seller Image
Comparative Study on Reduction of Sub-Threshold Leakage Current
Published by
LAP LAMBERT Academic Publishing Jun 2016, 2016
ISBN 10: 3659899488
ISBN 13: 9783659899485
New
Taschenbuch
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -In order to deal with the active power utilization of high-performance digital designs, dynamic leakage control techniques are required to contribute considerable leakage power savings. As technology scales, sub threshold leakage currents grow exponentially and become an increasingly large component of total power dissipation. The main objective of this project is to reduce the sub-threshold leakage in a CMOS device by making use of sleep transistors and PMOS logic. A low resistance path is generated by using sleep transistors as keepers to drop down the sub-threshold leakage. This is achieved further by using PMOS logic between the pull-up network (PUN) and pull down network (PDN). A fast and efficient leakage reduction technique is put forward which mitigates the power dissipation in addition to the reduction of leakage current. The main objective of the work is to analyze power and delay at 130nm, 90nm, and 45nm technologies for a CMOS half and full adder as well as subtractor circuits using microwind tool.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 100 pp. Englisch. Seller Inventory # 9783659899485
Seller Image
Comparative Study on Reduction of Sub-Threshold Leakage Current
Published by
LAP LAMBERT Academic Publishing, 2016
ISBN 10: 3659899488
ISBN 13: 9783659899485
New
Taschenbuch
Seller: preigu, Osnabrück, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. Comparative Study on Reduction of Sub-Threshold Leakage Current | Kalagadda Bikshalu (u. a.) | Taschenbuch | 100 S. | Englisch | 2016 | LAP LAMBERT Academic Publishing | EAN 9783659899485 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. Seller Inventory # 103628651