Items related to Energy Efficient VLSI Design and Implementation on...

Energy Efficient VLSI Design and Implementation on 28nm FPGA: FPGA Based Energy Efficient Register, Memory and ALU Design - Softcover

 
9783659477591: Energy Efficient VLSI Design and Implementation on 28nm FPGA: FPGA Based Energy Efficient Register, Memory and ALU Design

Synopsis

In the era of High Performance Energy Efficient Computing (HPEEC), the focus of research is again shifting for Eco-friendly design. Eco-Friendly design is a environment friendly design which has achieved energy efficiency in signicant amount. In this work, we applied 3 clock gating techniques (Latch Free, Latch Based, Flip-Flop Based) on 3 ALU(Synchronous, Asynchronous and Global Reset) to find the most energy efficient techniques out of 6 combination under consideration. Then, we try to get the benefit of 28nm technology in term of energy efficiency, which delivers twice the gate density of the 40nm process and also features a BRAM cell size shrink of 50 percent. Finally, we search for the most energy efficient IO Standard for latch free clock gated global reset ALU to design the most energy efficient ALU possible.

"synopsis" may belong to another edition of this title.

About the Author

Mr. Bishwajeet Pandey is Pursuing PhD from South Asian University(SAU), New Delhi. He has received the M.Tech(VLSI) from IIITM, Gwalior. He is receiving Fellowship from UGC and has received fellowship from MHRD. Dr. Manisha Pattanaik is an Associate Professor in Indian Institute of Information Technology and Management(IIITM), Gwalior since 2007.

"About this title" may belong to another edition of this title.

Buy Used

Condition: As New
Like New
View this item

£ 8 shipping within United Kingdom

Destination, rates & speeds

Buy New

View this item

£ 9.50 shipping from Germany to United Kingdom

Destination, rates & speeds

Search results for Energy Efficient VLSI Design and Implementation on...

Seller Image

Bishwajeet Pandey
ISBN 10: 3659477591 ISBN 13: 9783659477591
New Taschenbuch
Print on Demand

Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -In the era of High Performance Energy Efficient Computing (HPEEC), the focus of research is again shifting for Eco-friendly design. Eco-Friendly design is a environment friendly design which has achieved energy efficiency in signicant amount. In this work, we applied 3 clock gating techniques (Latch Free, Latch Based, Flip-Flop Based) on 3 ALU(Synchronous, Asynchronous and Global Reset) to find the most energy efficient techniques out of 6 combination under consideration. Then, we try to get the benefit of 28nm technology in term of energy efficiency, which delivers twice the gate density of the 40nm process and also features a BRAM cell size shrink of 50 percent. Finally, we search for the most energy efficient IO Standard for latch free clock gated global reset ALU to design the most energy efficient ALU possible. 172 pp. Englisch. Seller Inventory # 9783659477591

Contact seller

Buy New

£ 57.71
Convert currency
Shipping: £ 9.50
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 2 available

Add to basket

Seller Image

Bishwajeet Pandey|Manisha Pattanaik
Published by LAP LAMBERT Academic Publishing, 2013
ISBN 10: 3659477591 ISBN 13: 9783659477591
New Softcover
Print on Demand

Seller: moluna, Greven, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Pandey BishwajeetMr. Bishwajeet Pandey is Pursuing PhD from South Asian University(SAU), New Delhi. He has received the M.Tech(VLSI) from IIITM, Gwalior. He is receiving Fellowship from UGC and has received fellowship from MHRD. Dr. . Seller Inventory # 5158494

Contact seller

Buy New

£ 51.68
Convert currency
Shipping: £ 21.57
From Germany to United Kingdom
Destination, rates & speeds

Quantity: Over 20 available

Add to basket

Seller Image

Bishwajeet Pandey
Published by LAP LAMBERT Academic Publishing, 2013
ISBN 10: 3659477591 ISBN 13: 9783659477591
New Taschenbuch
Print on Demand

Seller: AHA-BUCH GmbH, Einbeck, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - In the era of High Performance Energy Efficient Computing (HPEEC), the focus of research is again shifting for Eco-friendly design. Eco-Friendly design is a environment friendly design which has achieved energy efficiency in signicant amount. In this work, we applied 3 clock gating techniques (Latch Free, Latch Based, Flip-Flop Based) on 3 ALU(Synchronous, Asynchronous and Global Reset) to find the most energy efficient techniques out of 6 combination under consideration. Then, we try to get the benefit of 28nm technology in term of energy efficiency, which delivers twice the gate density of the 40nm process and also features a BRAM cell size shrink of 50 percent. Finally, we search for the most energy efficient IO Standard for latch free clock gated global reset ALU to design the most energy efficient ALU possible. Seller Inventory # 9783659477591

Contact seller

Buy New

£ 63.94
Convert currency
Shipping: £ 12.08
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 1 available

Add to basket

Seller Image

Bishwajeet Pandey
ISBN 10: 3659477591 ISBN 13: 9783659477591
New Taschenbuch
Print on Demand

Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -In the era of High Performance Energy Efficient Computing (HPEEC), the focus of research is again shifting for Eco-friendly design. Eco-Friendly design is a environment friendly design which has achieved energy efficiency in signicant amount. In this work, we applied 3 clock gating techniques (Latch Free, Latch Based, Flip-Flop Based) on 3 ALU(Synchronous, Asynchronous and Global Reset) to find the most energy efficient techniques out of 6 combination under consideration. Then, we try to get the benefit of 28nm technology in term of energy efficiency, which delivers twice the gate density of the 40nm process and also features a BRAM cell size shrink of 50 percent. Finally, we search for the most energy efficient IO Standard for latch free clock gated global reset ALU to design the most energy efficient ALU possible.Books on Demand GmbH, Überseering 33, 22297 Hamburg 172 pp. Englisch. Seller Inventory # 9783659477591

Contact seller

Buy New

£ 63.94
Convert currency
Shipping: £ 30.22
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 1 available

Add to basket

Stock Image

Pandey, Bishwajeet, Pattanaik, Manisha
Published by LAP LAMBERT Academic Publishing, 2013
ISBN 10: 3659477591 ISBN 13: 9783659477591
Used Paperback

Seller: Mispah books, Redhill, SURRE, United Kingdom

Seller rating 4 out of 5 stars 4-star rating, Learn more about seller ratings

Paperback. Condition: Like New. Like New. book. Seller Inventory # ERICA77536594775916

Contact seller

Buy Used

£ 118
Convert currency
Shipping: £ 8
Within United Kingdom
Destination, rates & speeds

Quantity: 1 available

Add to basket