Items related to Design Of SRAM Cells For Low Power Dissipation And...
Design Of SRAM Cells For Low Power Dissipation And High SNM: Leakage power reduction and stability analysis of memory circuits - Softcover
Synopsis
During past few decades CMOS IC technologies have been aggressively scaled down to nanometer regime. Due to verity of demands of different circuit applications, integrated memories especially SRAM cell layout has been facing significant improvement. So in depth knowledge and detail analysis about the stability of the SRAM cells and the impact of physical parameters variation is a must in modern CMOS designs. As these high density circuits consume an excessive amount of power and generate an increased amount of heat they are more susceptible to run time failures and present serious reliability problems. SRAM arrays consume a large portion of the chip area in today’s embedded system hence it seems very interesting as well as important to investigate this particular component. Circuit designers are realizing the importance of limiting power consumption and improving energy efficiency at all levels of design. Reducing the power dissipation in memories can significantly improve the system power-efficiency, performance, reliability, and overall costs. In this book various SRAM architectures with different leakage power reduction schemes have been investigated in Deep Submicron region.
"synopsis" may belong to another edition of this title.
About the Author
Dr. Geetika Srivastava, M.Tech., Ph.D.(Electronics). Has more than 8 years of teaching and research experience and published many reputed international journal research papers. Qualified UGC-NET Examination in Electronics Science. Presently working as Assistant Professor in Amity School of Engineering and Technology, AMITY University, Lucknow.
"About this title" may belong to another edition of this title.
Buy New
View this item
£ 43.80
£ 9.55 shipping from Germany to United Kingdom
Destination, rates & speedsSearch results for Design Of SRAM Cells For Low Power Dissipation And...
Seller Image
Design Of SRAM Cells For Low Power Dissipation And High SNM
Published by
LAP LAMBERT Academic Publishing Okt 2012, 2012
ISBN 10: 3659263893
ISBN 13: 9783659263897
New
Taschenbuch
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -During past few decades CMOS IC technologies have been aggressively scaled down to nanometer regime. Due to verity of demands of different circuit applications, integrated memories especially SRAM cell layout has been facing significant improvement. So in depth knowledge and detail analysis about the stability of the SRAM cells and the impact of physical parameters variation is a must in modern CMOS designs. As these high density circuits consume an excessive amount of power and generate an increased amount of heat they are more susceptible to run time failures and present serious reliability problems. SRAM arrays consume a large portion of the chip area in today's embedded system hence it seems very interesting as well as important to investigate this particular component. Circuit designers are realizing the importance of limiting power consumption and improving energy efficiency at all levels of design. Reducing the power dissipation in memories can significantly improve the system power-efficiency, performance, reliability, and overall costs. In this book various SRAM architectures with different leakage power reduction schemes have been investigated in Deep Submicron region. 92 pp. Englisch. Seller Inventory # 9783659263897
Quantity: 2 available
Seller Image
Design Of SRAM Cells For Low Power Dissipation And High SNM : Leakage power reduction and stability analysis of memory circuits
Published by
LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3659263893
ISBN 13: 9783659263897
New
Taschenbuch
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - During past few decades CMOS IC technologies have been aggressively scaled down to nanometer regime. Due to verity of demands of different circuit applications, integrated memories especially SRAM cell layout has been facing significant improvement. So in depth knowledge and detail analysis about the stability of the SRAM cells and the impact of physical parameters variation is a must in modern CMOS designs. As these high density circuits consume an excessive amount of power and generate an increased amount of heat they are more susceptible to run time failures and present serious reliability problems. SRAM arrays consume a large portion of the chip area in today's embedded system hence it seems very interesting as well as important to investigate this particular component. Circuit designers are realizing the importance of limiting power consumption and improving energy efficiency at all levels of design. Reducing the power dissipation in memories can significantly improve the system power-efficiency, performance, reliability, and overall costs. In this book various SRAM architectures with different leakage power reduction schemes have been investigated in Deep Submicron region. Seller Inventory # 9783659263897
Quantity: 1 available
Seller Image
Design Of SRAM Cells For Low Power Dissipation And High SNM
Published by
LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3659263893
ISBN 13: 9783659263897
New
Softcover
Seller: moluna, Greven, Germany
Seller rating 4 out of 5 stars
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Srivastava GeetikaDr. Geetika Srivastava, M.Tech., Ph.D.(Electronics). Has more than 8 years of teaching and research experience and published many reputed international journal research papers. Qualified UGC-NET Examination in Elect. Seller Inventory # 5144118
Quantity: Over 20 available
Seller Image
Design Of SRAM Cells For Low Power Dissipation And High SNM
Published by
LAP LAMBERT Academic Publishing Okt 2012, 2012
ISBN 10: 3659263893
ISBN 13: 9783659263897
New
Taschenbuch
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. Neuware -During past few decades CMOS IC technologies have been aggressively scaled down to nanometer regime. Due to verity of demands of different circuit applications, integrated memories especially SRAM cell layout has been facing significant improvement. So in depth knowledge and detail analysis about the stability of the SRAM cells and the impact of physical parameters variation is a must in modern CMOS designs. As these high density circuits consume an excessive amount of power and generate an increased amount of heat they are more susceptible to run time failures and present serious reliability problems. SRAM arrays consume a large portion of the chip area in today¿s embedded system hence it seems very interesting as well as important to investigate this particular component. Circuit designers are realizing the importance of limiting power consumption and improving energy efficiency at all levels of design. Reducing the power dissipation in memories can significantly improve the system power-efficiency, performance, reliability, and overall costs. In this book various SRAM architectures with different leakage power reduction schemes have been investigated in Deep Submicron region.Books on Demand GmbH, Überseering 33, 22297 Hamburg 92 pp. Englisch. Seller Inventory # 9783659263897
Quantity: 2 available
Stock Image
Design Of Sram Cells For Low Power Dissipation And High Snm: Leakage Power Reduction And Stability Analysis Of Memory Circuits
Published by
Lap Lambert Academic Publishing, 2012
ISBN 10: 3659263893
ISBN 13: 9783659263897
New
Paperback
Seller: Revaluation Books, Exeter, United Kingdom
Seller rating 5 out of 5 stars
Paperback. Condition: Brand New. 92 pages. 8.66x5.91x0.21 inches. In Stock. Seller Inventory # 3659263893
Quantity: 1 available