Items related to Optimization Algorithms For Reconfigurable FPGA Based...
Optimization Algorithms For Reconfigurable FPGA Based Architectures: FPGA, design flow, reconfigurable architectures, System on Programmable chip - Softcover
Synopsis
Dynamically reconfigurable architectures (DRA) have the potential for achieving high performance at a relatively low cost for a wide range of applications. DRA combine programmable processing units with reconfigurable hardware units. The later is usually based on dynamically reconfigurable Field Programmable Gate Array (FPGA). Designers have used the temporal partitioning approach to divide the application into temporal partitions, which are configured one after the one on target FPGA. The first partition receives input data, performs computations and stores the intermediate data into an on-board memory. The device is then reconfigured for the next partition, which computes results based on intermediate data from the previous partition. A controller interacts with both the reconfigurable hardware and the memory and is used to load new configuration. The temporal partitioning has become an essential issue for several important VLSI applications. Application with several tasks has entailed problem complexities that are unmanageable for existing programmable device.
"synopsis" may belong to another edition of this title.
About the Author
Dr Bouraoui Ouni is currently an associate professor at national engineering school of Sousse.Dr. Bouraoui ouni has authored/co-authored over of tens papers in international journals and conferences. He served as a reviewer for several international journals conferences.
"About this title" may belong to another edition of this title.
- PublisherLAP LAMBERT Academic Publishing
- Publication date2012
- ISBN 10 3659128376
- ISBN 13 9783659128370
- BindingPaperback
- LanguageEnglish
- Number of pages200
Buy New
View this item
£ 59.04
£ 9.27 shipping from Germany to United Kingdom
Destination, rates & speedsSearch results for Optimization Algorithms For Reconfigurable FPGA Based...
Seller Image
Optimization Algorithms For Reconfigurable FPGA Based Architectures
Published by
LAP LAMBERT Academic Publishing Mai 2012, 2012
ISBN 10: 3659128376
ISBN 13: 9783659128370
New
Taschenbuch
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Dynamically reconfigurable architectures (DRA) have the potential for achieving high performance at a relatively low cost for a wide range of applications. DRA combine programmable processing units with reconfigurable hardware units. The later is usually based on dynamically reconfigurable Field Programmable Gate Array (FPGA). Designers have used the temporal partitioning approach to divide the application into temporal partitions, which are configured one after the one on target FPGA. The first partition receives input data, performs computations and stores the intermediate data into an on-board memory. The device is then reconfigured for the next partition, which computes results based on intermediate data from the previous partition. A controller interacts with both the reconfigurable hardware and the memory and is used to load new configuration. The temporal partitioning has become an essential issue for several important VLSI applications. Application with several tasks has entailed problem complexities that are unmanageable for existing programmable device. 200 pp. Englisch. Seller Inventory # 9783659128370
Quantity: 2 available
Seller Image
Optimization Algorithms For Reconfigurable FPGA Based Architectures
Published by
LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3659128376
ISBN 13: 9783659128370
New
Softcover
Seller: moluna, Greven, Germany
Seller rating 5 out of 5 stars
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Ouni BouraouiDr Bouraoui Ouni is currently an associate professor at national engineering school of Sousse.Dr. Bouraoui ouni has authored/co-authored over of tens papers in international journals and conferences. He served as a. Seller Inventory # 5133435
Quantity: Over 20 available
Seller Image
Optimization Algorithms For Reconfigurable FPGA Based Architectures : FPGA, design flow, reconfigurable architectures, System on Programmable chip
Published by
LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3659128376
ISBN 13: 9783659128370
New
Taschenbuch
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Dynamically reconfigurable architectures (DRA) have the potential for achieving high performance at a relatively low cost for a wide range of applications. DRA combine programmable processing units with reconfigurable hardware units. The later is usually based on dynamically reconfigurable Field Programmable Gate Array (FPGA). Designers have used the temporal partitioning approach to divide the application into temporal partitions, which are configured one after the one on target FPGA. The first partition receives input data, performs computations and stores the intermediate data into an on-board memory. The device is then reconfigured for the next partition, which computes results based on intermediate data from the previous partition. A controller interacts with both the reconfigurable hardware and the memory and is used to load new configuration. The temporal partitioning has become an essential issue for several important VLSI applications. Application with several tasks has entailed problem complexities that are unmanageable for existing programmable device. Seller Inventory # 9783659128370
Quantity: 1 available
Seller Image
Optimization Algorithms For Reconfigurable FPGA Based Architectures
Published by
LAP LAMBERT Academic Publishing Mai 2012, 2012
ISBN 10: 3659128376
ISBN 13: 9783659128370
New
Taschenbuch
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. Neuware -Dynamically reconfigurable architectures (DRA) have the potential for achieving high performance at a relatively low cost for a wide range of applications. DRA combine programmable processing units with reconfigurable hardware units. The later is usually based on dynamically reconfigurable Field Programmable Gate Array (FPGA). Designers have used the temporal partitioning approach to divide the application into temporal partitions, which are configured one after the one on target FPGA. The first partition receives input data, performs computations and stores the intermediate data into an on-board memory. The device is then reconfigured for the next partition, which computes results based on intermediate data from the previous partition. A controller interacts with both the reconfigurable hardware and the memory and is used to load new configuration. The temporal partitioning has become an essential issue for several important VLSI applications. Application with several tasks has entailed problem complexities that are unmanageable for existing programmable device.Books on Demand GmbH, Überseering 33, 22297 Hamburg 200 pp. Englisch. Seller Inventory # 9783659128370
Quantity: 2 available
Stock Image
Optimization Algorithms For Reconfigurable FPGA Based Architectures: FPGA, design flow, reconfigurable architectures, System on Programmable chip
Published by
LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3659128376
ISBN 13: 9783659128370
Used
Paperback
Seller: Mispah books, Redhill, SURRE, United Kingdom
Seller rating 4 out of 5 stars
Paperback. Condition: Like New. Like New. book. Seller Inventory # ERICA79636591283766
Quantity: 1 available