Items related to Design of Reconfigurable Decoder for SRAM: Schematic...
Design of Reconfigurable Decoder for SRAM: Schematic and layout design of 5:32 bit reconfigurable decoder - Softcover
Synopsis
Decoder design consists of choosing the optimal performance circuit style, providing flexibility in configuration of different sizes, sizing of transistors, adding buffers and consideration of fan outs. In this work, high speed reconfigurable decoders of different styles are analyzed for different loads of memory blocks. The power dissipation, delay, frequency & Vdd of various logic styles are analyzed. Evaluation of delay is done by changing Vdd, Speed is improved and power dissipation is minimized by a sizing technique. The memory system plays crucial role in determining optimum performance, power, speed and cost of the simple to complex machines. To improve the access time in memory system, there is requirement of configurable logic block which can be used to select rows and columns of partitioned memory blocks. In a memory for accessing and locating any random data, address decoders are used. The decoder block is contributing in access time and power consumption of memories. In this work, a reconfigurable decoder is proposed to select fewer word lines and to avoid large word line / bit line capacitance.
"synopsis" may belong to another edition of this title.
About the Author
Dr Arti Noor is woking as Associate Professor at CDAC, NOIDA. She is an alumnus of Banaras Hindi University, Varanasi. Her current interest includes VLSI circuit design and characterization. Mr. Sampath Kumar V is working with JSSATE, Noida and pursuing Ph.D with UPTU, Lucknow. Mr. Abhinav Vishnoi is working with LPU, Jalandhar, Punjab.
"About this title" may belong to another edition of this title.
Search results for Design of Reconfigurable Decoder for SRAM: Schematic...
Seller Image
Design of Reconfigurable Decoder for SRAM
Published by
LAP LAMBERT Academic Publishing Mai 2012, 2012
ISBN 10: 3659114162
ISBN 13: 9783659114168
New
Taschenbuch
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Decoder design consists of choosing the optimal performance circuit style, providing flexibility in configuration of different sizes, sizing of transistors, adding buffers and consideration of fan outs. In this work, high speed reconfigurable decoders of different styles are analyzed for different loads of memory blocks. The power dissipation, delay, frequency & Vdd of various logic styles are analyzed. Evaluation of delay is done by changing Vdd, Speed is improved and power dissipation is minimized by a sizing technique. The memory system plays crucial role in determining optimum performance, power, speed and cost of the simple to complex machines. To improve the access time in memory system, there is requirement of configurable logic block which can be used to select rows and columns of partitioned memory blocks. In a memory for accessing and locating any random data, address decoders are used. The decoder block is contributing in access time and power consumption of memories. In this work, a reconfigurable decoder is proposed to select fewer word lines and to avoid large word line / bit line capacitance. 96 pp. Englisch. Seller Inventory # 9783659114168
Seller Image
Design of Reconfigurable Decoder for SRAM : Schematic and layout design of 5:32 bit reconfigurable decoder
Published by
LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3659114162
ISBN 13: 9783659114168
New
Taschenbuch
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Decoder design consists of choosing the optimal performance circuit style, providing flexibility in configuration of different sizes, sizing of transistors, adding buffers and consideration of fan outs. In this work, high speed reconfigurable decoders of different styles are analyzed for different loads of memory blocks. The power dissipation, delay, frequency & Vdd of various logic styles are analyzed. Evaluation of delay is done by changing Vdd, Speed is improved and power dissipation is minimized by a sizing technique. The memory system plays crucial role in determining optimum performance, power, speed and cost of the simple to complex machines. To improve the access time in memory system, there is requirement of configurable logic block which can be used to select rows and columns of partitioned memory blocks. In a memory for accessing and locating any random data, address decoders are used. The decoder block is contributing in access time and power consumption of memories. In this work, a reconfigurable decoder is proposed to select fewer word lines and to avoid large word line / bit line capacitance. Seller Inventory # 9783659114168
Seller Image
Design of Reconfigurable Decoder for SRAM
Published by
LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3659114162
ISBN 13: 9783659114168
New
Softcover
Seller: moluna, Greven, Germany
Seller rating 5 out of 5 stars
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Noor ArtiDr Arti Noor is woking as Associate Professor at CDAC, NOIDA. She is an alumnus of Banaras Hindi University, Varanasi. Her current interest includes VLSI circuit design and characterization. Mr. Sampath Kumar V is working wi. Seller Inventory # 5132313
Buy New
£ 36.79
£ 41.99 shipping
Ships from Germany to U.S.A.
Ships from Germany to U.S.A.
Quantity: Over 20 available
Stock Image
Design of Reconfigurable Decoder for SRAM: Schematic and layout design of 5:32 bit reconfigurable decoder
Published by
LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3659114162
ISBN 13: 9783659114168
Used
Paperback
Seller: Mispah books, Redhill, SURRE, United Kingdom
Seller rating 4 out of 5 stars
Paperback. Condition: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book. Seller Inventory # ERICA79636591141626
Buy Used
£ 101
£ 25 shipping
Ships from United Kingdom to U.S.A.
Ships from United Kingdom to U.S.A.
Quantity: 1 available
Seller Image
Design of Reconfigurable Decoder for SRAM
Published by
LAP LAMBERT Academic Publishing Mai 2012, 2012
ISBN 10: 3659114162
ISBN 13: 9783659114168
New
Taschenbuch
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Decoder design consists of choosing the optimal performance circuit style, providing flexibility in configuration of different sizes, sizing of transistors, adding buffers and consideration of fan outs. In this work, high speed reconfigurable decoders of different styles are analyzed for different loads of memory blocks. The power dissipation, delay, frequency & Vdd of various logic styles are analyzed. Evaluation of delay is done by changing Vdd, Speed is improved and power dissipation is minimized by a sizing technique. The memory system plays crucial role in determining optimum performance, power, speed and cost of the simple to complex machines. To improve the access time in memory system, there is requirement of configurable logic block which can be used to select rows and columns of partitioned memory blocks. In a memory for accessing and locating any random data, address decoders are used. The decoder block is contributing in access time and power consumption of memories. In this work, a reconfigurable decoder is proposed to select fewer word lines and to avoid large word line / bit line capacitance.OmniScriptum SRL, Str. Armeneasca 28/1, office 1, 2012 Chisinau 96 pp. Englisch. Seller Inventory # 9783659114168
Seller Image
Design of Reconfigurable Decoder for SRAM | Schematic and layout design of 5:32 bit reconfigurable decoder
Published by
LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3659114162
ISBN 13: 9783659114168
New
Taschenbuch
Seller: preigu, Osnabrück, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. Design of Reconfigurable Decoder for SRAM | Schematic and layout design of 5:32 bit reconfigurable decoder | Arti Noor (u. a.) | Taschenbuch | 96 S. | Englisch | 2012 | LAP LAMBERT Academic Publishing | EAN 9783659114168 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. Seller Inventory # 106433387