The complexity of modern embedded systems has increased rapidly in the recent past. Introducing models of computation into the design flow has significantly raised the abstraction in system level design of embedded systems. Establishing such high abstraction levels in common hardware /software co-design flows is still in its infancy. H. Gregor Molter develops a hardware / software co-design flow based on the Discrete Event System Specification model of computation. He advocates that such a system level design flow should exploit a timed model of computation to allow a broad application field. The presented design flow will transform timed DEVS models to both synthesizable VHDL source code and embeddable C++ source code.
"synopsis" may belong to another edition of this title.
H. Gregor Molter completed his doctoral thesis at the department of Integrated Circuits and Systems Lab, Technische Universität Darmstadt, under the supervision of Prof. Dr.-Ing. Sorin A. Huss.
The complexity of modern embedded systems has increased rapidly in the recent past. Introducing models of computation into the design flow has significantly raised the abstraction in system level design of embedded systems. Establishing such high abstraction levels in common hardware /software co-design flows is still in its infancy. H. Gregor Molter develops a hardware / software co-design flow based on the Discrete Event System Specification model of computation. He advocates that such a system level design flow should exploit a timed model of computation to allow a broad application field. The presented design flow will transform timed DEVS models to both synthesizable VHDL source code and embeddable C++ source code.
Target Groups
Researchers and students in the fields of abstract system level design and synthesizable models of computation; Practitioners in the fields of cyber physical systems or embedded systems design.
About the Author
H. Gregor Molter completed his doctoral thesis at the department of Integrated Circuits and Systems Lab, Technische Universität Darmstadt, under the supervision of Prof. Dr.-Ing. Sorin A. Huss.
Target Groups
Researchers and students in the fields of abstract system level design and synthesizable models of computation; Practitioners in the fields of cyber physical systems or embedded systems design.
About the Author
H. Gregor Molter completed his doctoral thesis at the department of Integrated Circuits and Systems Lab, Technische Universität Darmstadt, under the supervision of Prof. Dr.-Ing. Sorin A. Huss.
"About this title" may belong to another edition of this title.
Seller: Ria Christie Collections, Uxbridge, United Kingdom
Condition: New. In. Seller Inventory # ria9783658003968_new
Quantity: Over 20 available
Seller: Chiron Media, Wallingford, United Kingdom
Paperback. Condition: New. Seller Inventory # 6666-IUK-9783658003968
Quantity: 10 available
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The complexity of modern embedded systems has increased rapidly in the recent past. Introducing models of computation into the design flow has significantly raised the abstraction in system level design of embedded systems. Establishing such high abstraction levels in common hardware /software co-design flows is still in its infancy. H. Gregor Molter develops a hardware / software co-design flow based on the Discrete Event System Specification model of computation. He advocates that such a system level design flow should exploit a timed model of computation to allow a broad application field. The presented design flow will transform timed DEVS models to both synthesizable VHDL source code and embeddable C++ source code. 224 pp. Englisch. Seller Inventory # 9783658003968
Seller: Books Puddle, New York, NY, U.S.A.
Condition: New. pp. 226. Seller Inventory # 2658588893
Seller: Majestic Books, Hounslow, United Kingdom
Condition: New. Print on Demand pp. 226 57 Illus. (45 Col.). Seller Inventory # 51003650
Quantity: 4 available
Seller: Revaluation Books, Exeter, United Kingdom
Paperback. Condition: Brand New. 2012 edition. 224 pages. 8.25x5.75x0.50 inches. In Stock. Seller Inventory # x-3658003960
Quantity: 2 available
Seller: Biblios, Frankfurt am main, HESSE, Germany
Condition: New. PRINT ON DEMAND pp. 226. Seller Inventory # 1858588887
Seller: moluna, Greven, Germany
Condition: New. Seller Inventory # 5121067
Quantity: Over 20 available
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -The complexity of modern embedded systems has increased rapidly in the recent past. Introducing models of computation into the design flow has significantly raised the abstraction in system level design of embedded systems. Establishing such high abstraction levels in common hardware /software co-design flows is still in its infancy. H. Gregor Molter develops a hardware / software co-design flow based on the Discrete Event System Specification model of computation. He advocates that such a system level design flow should exploit a timed model of computation to allow a broad application field. The presented design flow will transform timed DEVS models to both synthesizable VHDL source code and embeddable C++ source code.Springer-Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 224 pp. Englisch. Seller Inventory # 9783658003968
Seller: AHA-BUCH GmbH, Einbeck, Germany
Taschenbuch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - The complexity of modern embedded systems has increased rapidly in the recent past. Introducing models of computation into the design flow has significantly raised the abstraction in system level design of embedded systems. Establishing such high abstraction levels in common hardware /software co-design flows is still in its infancy. H. Gregor Molter develops a hardware / software co-design flow based on the Discrete Event System Specification model of computation. He advocates that such a system level design flow should exploit a timed model of computation to allow a broad application field. The presented design flow will transform timed DEVS models to both synthesizable VHDL source code and embeddable C++ source code. Seller Inventory # 9783658003968