Synopsis
Nowadays in VLSI, the technology size, power, and speed are the main constraints to design any circuits. In normal multipliers, delay will be more and the number of computations also will be more. Because of that speed of the circuits designed with the normal multipliers will be low and it will consume more power. This book describes Multiply and Accumulate Unit using Vedic Multiplier and DKG reversible logic gates. The Vedic Multiplier is designed by using Urdhava Triyagbhayam sutra and the adder design is done by using reversible logic to perform high speed operations. Reversible logic gates are also the essential constraint for the promising field of Quantum computing. The Urdhava Triyagbhayam multiplier is used for the multiplication function to reduce partial products in the multiplication process and to get high concert and less area. The reversible logic is used to get less power. The MAC is designed using Verilog code, simulation, synthesis is done in both RTL compiler using Xilinx and implemented on Spartan 3e FPGA Board.
"synopsis" may belong to another edition of this title.
About the Author
Mr. P. Siva Nagendra Reddy was born in Anantapur District, A.P.,India.He obtained Masters Degree in VLSI System Design from JNTU Anantapur in 2013.Mr. Siva is working as an Assistant Professor in the Department of ECE, Kuppam Engineering College,JNTU,Anantapur. His research interests are VLSI,IOTs and Embedded Systems.He is a member of ISTE and IEI.
"About this title" may belong to another edition of this title.
Search results for Design and Implementation of FPGA based 64 bit MAC...
Seller Image
Design and Implementation of FPGA based 64 bit MAC Unit
Published by
LAP LAMBERT Academic Publishing Jul 2017, 2017
ISBN 10: 3330345993
ISBN 13: 9783330345997
New
Taschenbuch
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Nowadays in VLSI, the technology size, power, and speed are the main constraints to design any circuits. In normal multipliers, delay will be more and the number of computations also will be more. Because of that speed of the circuits designed with the normal multipliers will be low and it will consume more power. This book describes Multiply and Accumulate Unit using Vedic Multiplier and DKG reversible logic gates. The Vedic Multiplier is designed by using Urdhava Triyagbhayam sutra and the adder design is done by using reversible logic to perform high speed operations. Reversible logic gates are also the essential constraint for the promising field of Quantum computing. The Urdhava Triyagbhayam multiplier is used for the multiplication function to reduce partial products in the multiplication process and to get high concert and less area. The reversible logic is used to get less power. The MAC is designed using Verilog code, simulation, synthesis is done in both RTL compiler using Xilinx and implemented on Spartan 3e FPGA Board. 88 pp. Englisch. Seller Inventory # 9783330345997
Stock Image
Design and Implementation of FPGA based 64 bit MAC Unit
Published by
LAP LAMBERT Academic Publishing, 2017
ISBN 10: 3330345993
ISBN 13: 9783330345997
New
Paperback
Seller: Revaluation Books, Exeter, United Kingdom
Seller rating 5 out of 5 stars
Paperback. Condition: Brand New. 88 pages. 8.66x5.91x0.20 inches. In Stock. Seller Inventory # 3330345993
Buy New
£ 55.77
£ 10 shipping
Ships from United Kingdom to U.S.A.
Ships from United Kingdom to U.S.A.
Quantity: 1 available
Seller Image
Design and Implementation of FPGA based 64 bit MAC Unit
Published by
LAP LAMBERT Academic Publishing, 2017
ISBN 10: 3330345993
ISBN 13: 9783330345997
New
Softcover
Seller: moluna, Greven, Germany
Seller rating 5 out of 5 stars
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: P. Siva Nagendra ReddyMr. P. Siva Nagendra Reddy was born in Anantapur District, A.P.,India.He obtained Masters Degree in VLSI System Design from JNTU Anantapur in 2013.Mr. Siva is working as an Assistant Professor in the Department . Seller Inventory # 157880749
Buy New
£ 27.85
£ 42.37 shipping
Ships from Germany to U.S.A.
Ships from Germany to U.S.A.
Quantity: Over 20 available
Seller Image
Design and Implementation of FPGA based 64 bit MAC Unit
Published by
LAP LAMBERT Academic Publishing Jul 2017, 2017
ISBN 10: 3330345993
ISBN 13: 9783330345997
New
Taschenbuch
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Nowadays in VLSI, the technology size, power, and speed are the main constraints to design any circuits. In normal multipliers, delay will be more and the number of computations also will be more. Because of that speed of the circuits designed with the normal multipliers will be low and it will consume more power. This book describes Multiply and Accumulate Unit using Vedic Multiplier and DKG reversible logic gates. The Vedic Multiplier is designed by using Urdhava Triyagbhayam sutra and the adder design is done by using reversible logic to perform high speed operations. Reversible logic gates are also the essential constraint for the promising field of Quantum computing. The Urdhava Triyagbhayam multiplier is used for the multiplication function to reduce partial products in the multiplication process and to get high concert and less area. The reversible logic is used to get less power. The MAC is designed using Verilog code, simulation, synthesis is done in both RTL compiler using Xilinx and implemented on Spartan 3e FPGA Board.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 88 pp. Englisch. Seller Inventory # 9783330345997
Seller Image
Design and Implementation of FPGA based 64 bit MAC Unit
Published by
LAP LAMBERT Academic Publishing, 2017
ISBN 10: 3330345993
ISBN 13: 9783330345997
New
Taschenbuch
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Nowadays in VLSI, the technology size, power, and speed are the main constraints to design any circuits. In normal multipliers, delay will be more and the number of computations also will be more. Because of that speed of the circuits designed with the normal multipliers will be low and it will consume more power. This book describes Multiply and Accumulate Unit using Vedic Multiplier and DKG reversible logic gates. The Vedic Multiplier is designed by using Urdhava Triyagbhayam sutra and the adder design is done by using reversible logic to perform high speed operations. Reversible logic gates are also the essential constraint for the promising field of Quantum computing. The Urdhava Triyagbhayam multiplier is used for the multiplication function to reduce partial products in the multiplication process and to get high concert and less area. The reversible logic is used to get less power. The MAC is designed using Verilog code, simulation, synthesis is done in both RTL compiler using Xilinx and implemented on Spartan 3e FPGA Board. Seller Inventory # 9783330345997
Seller Image
Design and Implementation of FPGA based 64 bit MAC Unit
Published by
LAP LAMBERT Academic Publishing, 2017
ISBN 10: 3330345993
ISBN 13: 9783330345997
New
Taschenbuch
Seller: preigu, Osnabrück, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. Design and Implementation of FPGA based 64 bit MAC Unit | Siva Nagendra Reddy P. | Taschenbuch | 88 S. | Englisch | 2017 | LAP LAMBERT Academic Publishing | EAN 9783330345997 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. Seller Inventory # 109545886