This thesis presents the complete chain from specifications to real-life deployment of the Read Out Controller (ROC) ASIC for the ATLAS Experiment at LHC, including the design of the FPGA-based setup used for prototype validation and mass testing of the approximately 6000 chips. Long-lasting experiments like the ATLAS at the LHC undergo regular upgrades to improve their performance over time. One of such upgrades of the ATLAS was the replacement of a fraction of muon detectors in the forward rapidities to provide much-improved reconstruction precision and discrimination from background protons. This new instrumentation (New Small Wheel) is equipped with custom-designed, radiation-hard, on-detector electronics with the Read Out Controller chip being a mission-critical element. The chip acts as a clock and control signals distributor and a concentrator, buffer, filter and real-time processor of detector data packets. The described and deployed FPGA-based test setup emulates the asynchronous chip context and employs optimizations and automatic clock and data synchronization. The chip's tolerance to nuclear radiation was evaluated by recording its operation while controlled ultrafast neutron beams were incident to its silicon die. Predictions for the operating environment are made. A proposed implementation of an FPGA Integrated Logic Analyzer that mitigates the observed limitations and constraints of the existing ones is included.
"synopsis" may belong to another edition of this title.
Stefan Popa was born on the 29th of October 1992 in Brasov, Romania. At high-school he focussed on computer science, mathematics and physics, winning awards in county and national level contests and olympiads in computer science and physics.
His association with CERN began in the summer of 2014 when he worked as an undergraduate student for the ATLAS Experiment in networking. In 2015 he continued his studies at Transilvania University of Brasov, graduating with a Master's degree in Integrated Electronics and Communication Systems. In 2017 he started his Ph.D. in the Electronics Engineering, Telecommunications and Information Technology at the same university. He became an ATLAS author in November 2018 (i.e. official recognition of contributions to the Experiment). Since January 2021 he has been employed as a research assistant at Transilvania University of Brasov in parallel to the ATLAS Experiment national project. His PhD thesis was among the six outstanding dissertations receiving the ATLAS thesis prize for 2021.
This thesis presents the complete chain from specifications to real-life deployment of the Read Out Controller (ROC) ASIC for the ATLAS Experiment at LHC, including the design of the FPGA-based setup used for prototype validation and mass testing of the approximately 6000 chips. Long-lasting experiments like the ATLAS at the LHC undergo regular upgrades to improve their performance over time. One of such upgrades of the ATLAS was the replacement of a fraction of muon detectors in the forward rapidities to provide much-improved reconstruction precision and discrimination from background protons. This new instrumentation (New Small Wheel) is equipped with custom-designed, radiation-hard, on-detector electronics with the Read Out Controller chip being a mission-critical element. The chip acts as a clock and control signals distributor and a concentrator, buffer, filter and real-time processor of detector data packets. The described and deployed FPGA-based test setup emulates the asynchronous chip context and employs optimizations and automatic clock and data synchronization. The chip's tolerance to nuclear radiation was evaluated by recording its operation while controlled ultrafast neutron beams were incident to its silicon die. Predictions for the operating environment are made. A proposed implementation of an FPGA Integrated Logic Analyzer that mitigates the observed limitations and constraints of the existing ones is included.
"About this title" may belong to another edition of this title.
Seller: Brook Bookstore On Demand, Napoli, NA, Italy
Condition: new. Questo è un articolo print on demand. Seller Inventory # SJQIBDVFQH
Quantity: Over 20 available
Seller: Ria Christie Collections, Uxbridge, United Kingdom
Condition: New. In. Seller Inventory # ria9783031180767_new
Quantity: Over 20 available
Seller: GreatBookPricesUK, Woodford Green, United Kingdom
Condition: New. Seller Inventory # 46846738-n
Quantity: Over 20 available
Seller: GreatBookPrices, Columbia, MD, U.S.A.
Condition: New. Seller Inventory # 46846738-n
Seller: GreatBookPrices, Columbia, MD, U.S.A.
Condition: As New. Unread book in perfect condition. Seller Inventory # 46846738
Seller: moluna, Greven, Germany
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Presents the complete chain from specifications to real-world deployment of an ASICDescribes and validates the mathematical performance model for a real-time data packet processorProposes an implementation of an FPGA Integrated Logic Analyz. Seller Inventory # 1264659660
Quantity: Over 20 available
Seller: GreatBookPricesUK, Woodford Green, United Kingdom
Condition: As New. Unread book in perfect condition. Seller Inventory # 46846738
Quantity: Over 20 available
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This thesis presents the complete chain from specifications to real-life deployment of the Read Out Controller (ROC) ASIC for the ATLAS Experiment at LHC, including the design of the FPGA-based setup used for prototype validation and mass testing of the approximately 6000 chips. Long-lasting experiments like the ATLAS at the LHC undergo regular upgrades to improve their performance over time. One of such upgrades of the ATLAS was the replacement of a fraction of muon detectors in the forward rapidities to provide much-improved reconstruction precision and discrimination from background protons. This new instrumentation (New Small Wheel) is equipped with custom-designed, radiation-hard, on-detector electronics with the Read Out Controller chip being a mission-critical element. The chip acts as a clock and control signals distributor and a concentrator, buffer, filter and real-time processor of detector data packets. The described and deployed FPGA-based test setup emulates the asynchronous chip context and employs optimizations and automatic clock and data synchronization. The chip's tolerance to nuclear radiation was evaluated by recording its operation while controlled ultrafast neutron beams were incident to its silicon die. Predictions for the operating environment are made. A proposed implementation of an FPGA Integrated Logic Analyzer that mitigates the observed limitations and constraints of the existing ones is included. 216 pp. Englisch. Seller Inventory # 9783031180767
Seller: preigu, Osnabrück, Germany
Taschenbuch. Condition: Neu. The Read-Out Controller ASIC for the ATLAS Experiment at LHC | Stefan Popa | Taschenbuch | Springer Theses | xviii | Englisch | 2023 | Springer | EAN 9783031180767 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu. Seller Inventory # 128101024
Seller: Books Puddle, New York, NY, U.S.A.
Condition: New. 1st ed. 2022 edition NO-PA16APR2015-KAP. Seller Inventory # 26398874634