A One-Semester Course in Modeling of VSLI Interconnections (Electronic Circuits and Semiconductor Devices Collection) - Softcover

Ashok K. Goel (author)

 
9781606505120: A One-Semester Course in Modeling of VSLI Interconnections (Electronic Circuits and Semiconductor Devices Collection)
Softcover
ISBN 10: 1606505122 ISBN 13: 9781606505120
Publisher: Momentum Press, 2014

Synopsis

Quantitative understanding of the parasitic capacitances and inductances, and the resultant propagation delays and crosstalk phenomena associated with the metallic interconnections on the very large scale integrated (VLSI) circuits has become extremely important for the optimum design of the state-of-the-art integrated circuits. More than 65 percent of the delays on the integrated circuit chip occur in the interconnections and not in the transistors on the chip. Mathematical techniques to model the parasitic capacitances, inductances, propagation delays, crosstalk noise, and electromigration-induced failure associated with the interconnections in the realistic high-density environment on a chip will be discussed. A One-Semester Course in Modeling of VLSI Interconnections also includes an overview of the future interconnection technologies for the nanotechnology circuits.

"synopsis" may belong to another edition of this title.

About the Author

Associate Professor, Michigan Technological University

"About this title" may belong to another edition of this title.

Publisher
Momentum Press
Publication date
2014
Language
English
ISBN 10 
1606505122
ISBN 13 
9781606505120
Binding
Paperback
Number of pages
277