Wafer-Level Testing and Test During Burn-In for Integrated Circuits (Artech House Integrated Microsystems) - Hardcover

Sudarshan Bahukudumbi; Krishnendu Chakrabarty

Hardcover

ISBN 10: 1596939893 ISBN 13: 9781596939899

Publisher: Artech House Publishers, 2010

Synopsis

Wafer-level testing refers to a critical process of subjecting integrated circuits and semiconductor devices to electrical testing while they are still in wafer form. Burn-in is a temperature/bias reliability stress test used in detecting and screening out potential early life device failures. This hands-on resource provides a comprehensive analysis of these methods, showing how wafer-level testing during burn-in (WLTBI) helps lower product cost in semiconductor manufacturing. Engineers learn how to implement the testing of integrated circuits at the wafer-level under various resource constraints. Moreover, this unique book helps practitioners address the issue of enabling next generation products with previous generation testers. Practitioners also find expert insights on current industry trends in WLTBI test solutions.

Edition details

• Publisher: Artech House Publishers
• Publication date: 2010
• ISBN 10: 1596939893
• ISBN 13: 9781596939899
• Binding: Hardcover
• Language: English
• Edition number: 1
• Number of pages: 215