"synopsis" may belong to another edition of this title.
High definition video requires substantial compression in order to be transmitted or stored economically. This volume presents VLSI design and chip implementation for high definition H.264/AVC video encoding using a state-of-the-art video application.
From the reviews:
“An academic project of developing an application-specific VLSI architecture for H.264/AVC video encoding is described in the book. ... The book addresses to researchers, educators, and developers in video coding systems, hardware accelerators for image/video processing, and high-level synthesis of VLSI. Especially, those who are interested in state-of-the-art parallel architecture and implementation of intra prediction, integer motion estimation, fractional motion estimation, discrete cosine transform, context-adaptive binary arithmetic coding, and deblocking filter will find design ideas from this book.” (Eleonor Ciurea, Zentralblatt MATH, Vol. 1191, 2010)"About this title" may belong to another edition of this title.
Shipping:
£ 9.98
From United Kingdom to U.S.A.
Book Description Condition: New. PRINT ON DEMAND Book; New; Fast Shipping from the UK. No. book. Seller Inventory # ria9781489983824_lsuk
Book Description Condition: New. Seller Inventory # 21988803-n
Book Description Soft Cover. Condition: new. Seller Inventory # 9781489983824
Book Description Condition: New. Seller Inventory # ABLIING23Mar2716030158834
Book Description Condition: New. Seller Inventory # 21988803-n
Book Description Condition: New. pp. 188. Seller Inventory # 26356673336
Book Description Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -High definition video requires substantial compression in order to be transmitted or stored economically. Advances in video coding standards from MPEG-1, MPEG-2, MPEG-4 to H.264/AVC have provided ever increasing coding efficiency, at the expense of great computational complexity which can only be delivered through massively parallel processing.This book will present VLSI architectural design and chip implementation for high definition H.264/AVC video encoding, using a state-of-the-art video application, with complete VLSI prototype, via FPGA/ASIC. It will serve as an invaluable reference for anyone interested in VLSI design and high-level (EDA) synthesis for video. 188 pp. Englisch. Seller Inventory # 9781489983824
Book Description Paperback / softback. Condition: New. This item is printed on demand. New copy - Usually dispatched within 5-9 working days. Seller Inventory # C9781489983824
Book Description Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Presents state-of-the-art VLSI architectural design and chip implementation for high definition H.264/AVC video encodingEmploys massively parallel processing to deliver up to 33 million pixels, with efficient design that can be prototyped via FPGA. Seller Inventory # 11466647
Book Description Taschenbuch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - High definition video requires substantial compression in order to be transmitted or stored economically. Advances in video coding standards from MPEG-1, MPEG-2, MPEG-4 to H.264/AVC have provided ever increasing coding efficiency, at the expense of great computational complexity which can only be delivered through massively parallel processing.This book will present VLSI architectural design and chip implementation for high definition H.264/AVC video encoding, using a state-of-the-art video application, with complete VLSI prototype, via FPGA/ASIC. It will serve as an invaluable reference for anyone interested in VLSI design and high-level (EDA) synthesis for video. Seller Inventory # 9781489983824