Items related to Direct Transistor-Level Layout for Digital Blocks

Direct Transistor-Level Layout for Digital Blocks - Softcover

 
9781475779516: Direct Transistor-Level Layout for Digital Blocks

Synopsis

Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library.
Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of custom digital logic as an alternative that better accommodates demands for device-level flexibility. This approach captures essential shape-level optimizations, yet scales easily to netlists with thousands of devices, and incorporates timing optimization during layout. The key idea is early identification of essential diffusion-merged MOS device groups, and their preservation in an uncommitted geometric form until the very end of detailed placement. Roughly speaking, essential groups are extracted early from the transistor-level netlist, placed globally, optimized locally, and then finally committed each to a specific shape-level form while concurrently optimizing for both density and routability.
The essential flaw in prior efforts is an over-reliance on geometric assumptions from large-scale cell-based layout algorithms. Individual transistors may seem simple, but they do not pack as gates do. Algorithms that ignore these shape-level issues suffer the consequences when thousands of devices are poorly packed. The approach described in this book can pack devices much more densely than a typical cell-based layout.
Direct Transistor-Level Layout For Digital Blocks is a comprehensive reference work on device-level layout optimization, which will be valuable to CAD tool and circuit designers.

"synopsis" may belong to another edition of this title.

  • PublisherSpringer
  • Publication date2013
  • ISBN 10 1475779518
  • ISBN 13 9781475779516
  • BindingPaperback
  • LanguageEnglish
  • Number of pages134

Buy Used

Condition: As New
Like New
View this item

£ 9 shipping within United Kingdom

Destination, rates & speeds

Buy New

View this item

£ 2.49 shipping within United Kingdom

Destination, rates & speeds

Other Popular Editions of the Same Title

Search results for Direct Transistor-Level Layout for Digital Blocks

Stock Image

Gopalakrishnan, Prakash
Published by Springer 2013-03, 2013
ISBN 10: 1475779518 ISBN 13: 9781475779516
New PF

Seller: Chiron Media, Wallingford, United Kingdom

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

PF. Condition: New. Seller Inventory # 6666-IUK-9781475779516

Contact seller

Buy New

£ 91.53
Convert currency
Shipping: £ 2.49
Within United Kingdom
Destination, rates & speeds

Quantity: 10 available

Add to basket

Stock Image

Gopalakrishnan, Prakash; Rutenbar, Rob A.
Published by Springer, 2013
ISBN 10: 1475779518 ISBN 13: 9781475779516
New Softcover

Seller: Ria Christie Collections, Uxbridge, United Kingdom

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Condition: New. In. Seller Inventory # ria9781475779516_new

Contact seller

Buy New

£ 96.32
Convert currency
Shipping: FREE
Within United Kingdom
Destination, rates & speeds

Quantity: Over 20 available

Add to basket

Seller Image

Prakash Gopalakrishnan|Rob A. Rutenbar
Published by Springer US, 2013
ISBN 10: 1475779518 ISBN 13: 9781475779516
New Softcover
Print on Demand

Seller: moluna, Greven, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed c. Seller Inventory # 4207987

Contact seller

Buy New

£ 80.08
Convert currency
Shipping: £ 21.06
From Germany to United Kingdom
Destination, rates & speeds

Quantity: Over 20 available

Add to basket

Seller Image

Rob A. Rutenbar
Published by Springer US Mrz 2013, 2013
ISBN 10: 1475779518 ISBN 13: 9781475779516
New Taschenbuch
Print on Demand

Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library. Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of custom digital logic as an alternative that better accommodates demands for device-level flexibility. This approach captures essential shape-level optimizations, yet scales easily to netlists with thousands of devices, and incorporates timing optimization during layout. The key idea is early identification of essential diffusion-merged MOS device groups, and their preservation in an uncommitted geometric form until the very end of detailed placement. Roughly speaking, essential groups are extracted early from the transistor-level netlist, placed globally, optimized locally, and then finally committed each to a specific shape-level form while concurrently optimizing for both density and routability. The essential flaw in prior efforts is an over-reliance on geometric assumptions from large-scale cell-based layout algorithms. Individual transistors may seem simple, but they do not pack as gates do. Algorithms that ignore these shape-level issues suffer the consequences when thousands of devices are poorly packed. The approach described in this book can pack devices much more densely than a typical cell-based layout.Direct Transistor-Level Layout For Digital Blocks is a comprehensive reference work on device-level layout optimization, which will be valuable to CAD tool and circuit designers. 140 pp. Englisch. Seller Inventory # 9781475779516

Contact seller

Buy New

£ 92.86
Convert currency
Shipping: £ 9.27
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 2 available

Add to basket

Seller Image

Rob A. Rutenbar
Published by Springer US, Springer New York, 2013
ISBN 10: 1475779518 ISBN 13: 9781475779516
New Taschenbuch

Seller: AHA-BUCH GmbH, Einbeck, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Taschenbuch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library. Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of custom digital logic as an alternative that better accommodates demands for device-level flexibility. This approach captures essential shape-level optimizations, yet scales easily to netlists with thousands of devices, and incorporates timing optimization during layout. The key idea is early identification of essential diffusion-merged MOS device groups, and their preservation in an uncommitted geometric form until the very end of detailed placement. Roughly speaking, essential groups are extracted early from the transistor-level netlist, placed globally, optimized locally, and then finally committed each to a specific shape-level form while concurrently optimizing for both density and routability. The essential flaw in prior efforts is an over-reliance on geometric assumptions from large-scale cell-based layout algorithms. Individual transistors may seem simple, but they do not pack as gates do. Algorithms that ignore these shape-level issues suffer the consequences when thousands of devices are poorly packed. The approach described in this book can pack devices much more densely than a typical cell-based layout.Direct Transistor-Level Layout For Digital Blocks is a comprehensive reference work on device-level layout optimization, which will be valuable to CAD tool and circuit designers. Seller Inventory # 9781475779516

Contact seller

Buy New

£ 95.42
Convert currency
Shipping: £ 11.79
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 1 available

Add to basket

Stock Image

Prakash Gopalakrishnan
Published by Springer-Verlag New York Inc., 2013
ISBN 10: 1475779518 ISBN 13: 9781475779516
New Paperback / softback
Print on Demand

Seller: THE SAINT BOOKSTORE, Southport, United Kingdom

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Paperback / softback. Condition: New. This item is printed on demand. New copy - Usually dispatched within 5-9 working days 225. Seller Inventory # C9781475779516

Contact seller

Buy New

£ 113.44
Convert currency
Shipping: FREE
Within United Kingdom
Destination, rates & speeds

Quantity: Over 20 available

Add to basket

Seller Image

Rob A. Rutenbar
ISBN 10: 1475779518 ISBN 13: 9781475779516
New Taschenbuch
Print on Demand

Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library. Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of custom digital logic as an alternative that better accommodates demands for device-level flexibility. This approach captures essential shape-level optimizations, yet scales easily to netlists with thousands of devices, and incorporates timing optimization during layout. The key idea is early identification of essential diffusion-merged MOS device groups, and their preservation in an uncommitted geometric form until the very end of detailed placement. Roughly speaking, essential groups are extracted early from the transistor-level netlist, placed globally, optimized locally, and then finally committed each to a specific shape-level form while concurrently optimizing for both density and routability. The essential flaw in prior efforts is an over-reliance on geometric assumptions from large-scale cell-based layout algorithms. Individual transistors may seem simple, but they do not pack as gates do. Algorithms that ignore these shape-level issues suffer the consequences when thousands of devices are poorly packed. The approach described in this book can pack devices much more densely than a typical cell-based layout. Direct Transistor-Level Layout For Digital Blocks is a comprehensive reference work on device-level layout optimization, which will be valuable to CAD tool and circuit designers.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 140 pp. Englisch. Seller Inventory # 9781475779516

Contact seller

Buy New

£ 92.86
Convert currency
Shipping: £ 29.49
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 1 available

Add to basket

Stock Image

Prakash Gopalakrishnan
Published by Springer, 2013
ISBN 10: 1475779518 ISBN 13: 9781475779516
New Paperback

Seller: Revaluation Books, Exeter, United Kingdom

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Paperback. Condition: Brand New. 134 pages. 9.30x6.20x0.39 inches. In Stock. Seller Inventory # x-1475779518

Contact seller

Buy New

£ 124.96
Convert currency
Shipping: £ 6.99
Within United Kingdom
Destination, rates & speeds

Quantity: 2 available

Add to basket

Stock Image

Gopalakrishnan, Prakash; Rutenbar, Rob A.
Published by Springer, 2013
ISBN 10: 1475779518 ISBN 13: 9781475779516
New Softcover

Seller: Lucky's Textbooks, Dallas, TX, U.S.A.

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Condition: New. Seller Inventory # ABLIING23Mar2716030094154

Contact seller

Buy New

£ 88.30
Convert currency
Shipping: £ 55.40
From U.S.A. to United Kingdom
Destination, rates & speeds

Quantity: Over 20 available

Add to basket

Stock Image

Gopalakrishnan, Prakash, Rutenbar, Rob A.
Published by Springer, 2013
ISBN 10: 1475779518 ISBN 13: 9781475779516
Used Paperback

Seller: dsmbooks, Liverpool, United Kingdom

Seller rating 4 out of 5 stars 4-star rating, Learn more about seller ratings

Paperback. Condition: Like New. Like New. book. Seller Inventory # D8F0-0-M-1475779518-6

Contact seller

Buy Used

£ 137.91
Convert currency
Shipping: £ 9
Within United Kingdom
Destination, rates & speeds

Quantity: 1 available

Add to basket