Items related to Computer-Aided Design Techniques for Low Power Sequential...
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits: 387 (The Springer International Series in Engineering and Computer Science, 387) - Softcover
Synopsis
Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as well as battery life. For some systems, power has become the most critical design constraint.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits presents a methodology for low power design. The authors first present a survey of techniques for estimating the average power dissipation of a logic circuit. At the logic level, power dissipation is directly related to average switching activity. A symbolic simulation method that accurately computes the average switching activity in logic circuits is then described. This method is extended to handle sequential logic circuits by modeling correlation in time and by calculating the probabilities of present state lines.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits then presents a survey of methods to optimize logic circuits for low power dissipation which target reduced switching activity. A method to retime a sequential logic circuit where registers are repositioned such that the overall glitching in the circuit is minimized is also described. The authors then detail a powerful optimization method that is based on selectively precomputing the output logic values of a circuit one clock cycle before they are required, and using the precomputed value to reduce internal switching activity in the succeeding clock cycle.
Presented next is a survey of methods that reduce switching activity in circuits described at the register-transfer and behavioral levels. Also described is a scheduling algorithm that reduces power dissipation by maximising the inactivity period of the modules in a given circuit.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits concludes with a summary and directions for future research.
"synopsis" may belong to another edition of this title.
- PublisherSpringer
- Publication date2012
- ISBN 10 1461379016
- ISBN 13 9781461379010
- BindingPaperback
- Number of pages198
Buy New
Learn more about this copy
£ 138.96
Shipping:
£ 3.02
Within U.S.A.
Other Popular Editions of the Same Title
Top Search Results from the AbeBooks Marketplace
Stock Image
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits (The Springer International Series in Engineering and Computer Science, 387)
Seller: Lucky's Textbooks, Dallas, TX, U.S.A.
Seller rating 5 out of 5 stars
Condition: New. Seller Inventory # ABLIING23Mar2716030034325
Quantity: Over 20 available
Seller Image
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Seller: GreatBookPrices, Columbia, MD, U.S.A.
Seller rating 5 out of 5 stars
Condition: New. Seller Inventory # 19848978-n
Quantity: 5 available
Stock Image
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Print on DemandSeller: Ria Christie Collections, Uxbridge, United Kingdom
Seller rating 5 out of 5 stars
Condition: New. PRINT ON DEMAND Book; New; Fast Shipping from the UK. No. book. Seller Inventory # ria9781461379010_lsuk
Quantity: Over 20 available
Seller Image
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as well as battery life. For some systems, power has become the most critical design constraint. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits presents a methodology for low power design. The authors first present a survey of techniques for estimating the average power dissipation of a logic circuit. At the logic level, power dissipation is directly related to average switching activity. A symbolic simulation method that accurately computes the average switching activity in logic circuits is then described. This method is extended to handle sequential logic circuits by modeling correlation in time and by calculating the probabilities of present state lines. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits then presents a survey of methods to optimize logic circuits for low power dissipation which target reduced switching activity. A method to retime a sequential logic circuit where registers are repositioned such that the overall glitching in the circuit is minimized is also described. The authors then detail a powerful optimization method that is based on selectively precomputing the output logic values of a circuit one clock cycle before they are required, and using the precomputed value to reduce internal switching activity in the succeeding clock cycle. Presented next is a survey of methods that reduce switching activity in circuits described at the register-transfer and behavioral levels. Also described is a scheduling algorithm that reduces power dissipation by maximising the inactivity period of the modules in a given circuit. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits concludes with a summary and directions for future research. Seller Inventory # 9781461379010
Quantity: 1 available
Seller Image
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Seller: GreatBookPricesUK, Castle Donington, DERBY, United Kingdom
Seller rating 5 out of 5 stars
Condition: New. Seller Inventory # 19848978-n
Quantity: 5 available
Seller Image
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits (The Springer International Series in Engineering and Computer Science) by Monteiro, Jose [Paperback ]
Seller: booksXpress, Bayonne, NJ, U.S.A.
Seller rating 4 out of 5 stars
Soft Cover. Condition: new. Seller Inventory # 9781461379010
Quantity: 3 available
Seller Image
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Print on DemandSeller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as well as battery life. For some systems, power has become the most critical design constraint. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits presents a methodology for low power design. The authors first present a survey of techniques for estimating the average power dissipation of a logic circuit. At the logic level, power dissipation is directly related to average switching activity. A symbolic simulation method that accurately computes the average switching activity in logic circuits is then described. This method is extended to handle sequential logic circuits by modeling correlation in time and by calculating the probabilities of present state lines. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits then presents a survey of methods to optimize logic circuits for low power dissipation which target reduced switching activity. A method to retime a sequential logic circuit where registers are repositioned such that the overall glitching in the circuit is minimized is also described. The authors then detail a powerful optimization method that is based on selectively precomputing the output logic values of a circuit one clock cycle before they are required, and using the precomputed value to reduce internal switching activity in the succeeding clock cycle. Presented next is a survey of methods that reduce switching activity in circuits described at the register-transfer and behavioral levels. Also described is a scheduling algorithm that reduces power dissipation by maximising the inactivity period of the modules in a given circuit. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits concludes with a summary and directions for future research. 204 pp. Englisch. Seller Inventory # 9781461379010
Quantity: 2 available
Seller Image
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Print on DemandSeller: moluna, Greven, Germany
Seller rating 5 out of 5 stars
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as . Seller Inventory # 4196020
Quantity: Over 20 available
Stock Image
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits (The Springer International Series in Engineering and Computer Science, 387)
Seller: California Books, Miami, FL, U.S.A.
Seller rating 5 out of 5 stars
Condition: New. Seller Inventory # I-9781461379010
Quantity: Over 20 available
Seller Image
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Seller: GreatBookPricesUK, Castle Donington, DERBY, United Kingdom
Seller rating 5 out of 5 stars
Condition: As New. Unread book in perfect condition. Seller Inventory # 19848978
Quantity: 5 available