Items related to Low-Voltage CMOS Log Companding Analog Design: 733...

Low-Voltage CMOS Log Companding Analog Design: 733 (The Springer International Series in Engineering and Computer Science, 733) - Softcover

 
9781441953537: Low-Voltage CMOS Log Companding Analog Design: 733 (The Springer International Series in Engineering and Computer Science, 733)

Synopsis

Low-Voltage CMOS Log Companding Analog Design presents in detail state-of-the-art analog circuit techniques for the very low-voltage and low-power design of systems-on-chip in CMOS technologies. The proposed strategy is mainly based on two bases: the Instantaneous Log Companding Theory, and the MOSFET operating in the subthreshold region. The former allows inner compression of the voltage dynamic-range for very low-voltage operation, while the latter is compatible with CMOS technologies and suitable for low-power circuits. The required background on the specific modeling of the MOS transistor for Companding is supplied at the beginning. Following this general approach, a complete set of CMOS basic building blocks is proposed and analyzed for a wide variety of analog signal processing. In particular, the covered areas include: amplification and AGC, arbitrary filtering, PTAT generation, and pulse duration modulation (PDM). For each topic, several case studies areconsidered to illustrate the design methodology. Also, integrated examples in 1.2um and 0.35um CMOS technologies are reported to verify the good agreement between design equations and experimental data. The resulting analog circuit topologies exhibit very low-voltage (i.e. 1V) and low-power (few tenths of uA) capabilities. Apart from these specific design examples, a real industrial application in the field of hearing aids is also presented as the main demonstrator of all the proposed basic building blocks. This system-on-chip exhibits true 1V operation, high flexibility through digital programmability and very low-power consumption (about 300uA including the Class-D amplifier). As a result, the reported ASIC can meet the specifications of a complete family of common hearing aid models. In conclusion, this book is addressed to both industry ASIC designers who can apply its contents to the synthesis of very low-power systems-on-chip in standard CMOS technologies, as wellas to the teachers of modern circuit design in electronic engineering.

"synopsis" may belong to another edition of this title.

Product Description

Low-voltage CMOS Log Companding Analog Design Low-Voltage CMOS Log Companding Analog Design presents in detail state-of-the-art analog circuit techniques for the very low-voltage and low-power design of systems-on-chip in CMOS technologies. The proposed strategy is mainly based on two bases: the Instantaneous Log Companding Theory, and the MOSFET operating in the subthreshold region. The former allows inner compression of the voltage dynamic-range for very low-voltage operation, while the latter is compatible with CMOS technologies and suitable for low-power circuits. The required background on the specific modeling of the MOS transistor for Companding is supplied at the beginning. Following thi...

Review

From the reviews:

"Without question this is an important book. It formulates and analyzes concepts and principles that may significantly influence the next trend in development of low-voltage low-power mixed-signal SoC designs. This book is very timely and well written. ... I think that the book is a fine contribution to the ... texts in this field, and will represent a welcome addition to the library literature on this topic. I will certainly hold this book in my library and recommend to anyone working in this area." (Mile Stojcev, Microelectronics Reliability, Vol. 44, 2004)

"The book explains low-voltage CMOS log companding design ... . It does explain the building blocks for companding design and thoroughly explains each building block. ... The book really explains the design well ... it is recommended for graduate students ... ." (IEEE Circuits & Devices Magazine, Vol. 21 (6), 2005)

"About this title" may belong to another edition of this title.

Buy Used

Condition: As New
Unread book in perfect condition...
View this item

£ 14.89 shipping from U.S.A. to United Kingdom

Destination, rates & speeds

Other Popular Editions of the Same Title

9781402074455: Low-Voltage CMOS Log Companding Analog Design: 733 (The Springer International Series in Engineering and Computer Science, 733)

Featured Edition

ISBN 10:  140207445X ISBN 13:  9781402074455
Publisher: Springer, 2003
Hardcover

Search results for Low-Voltage CMOS Log Companding Analog Design: 733...

Stock Image

Serra-Graells, Francisco; Rueda, Adoración; Huertas, José L.
Published by Springer, 2010
ISBN 10: 1441953531 ISBN 13: 9781441953537
New Softcover

Seller: Ria Christie Collections, Uxbridge, United Kingdom

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Condition: New. In. Seller Inventory # ria9781441953537_new

Contact seller

Buy New

£ 94.13
Convert currency
Shipping: FREE
Within United Kingdom
Destination, rates & speeds

Quantity: Over 20 available

Add to basket

Seller Image

Serra-Graells, Francisco; Rueda, Adoracion; Huertas, Jose L.
Published by Springer, 2010
ISBN 10: 1441953531 ISBN 13: 9781441953537
New Softcover

Seller: GreatBookPrices, Columbia, MD, U.S.A.

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Condition: New. Seller Inventory # 11867933-n

Contact seller

Buy New

£ 88.83
Convert currency
Shipping: £ 14.89
From U.S.A. to United Kingdom
Destination, rates & speeds

Quantity: 15 available

Add to basket

Seller Image

Francisco Serra-Graells|Adoración Rueda|José L. Huertas
Published by Springer US, 2010
ISBN 10: 1441953531 ISBN 13: 9781441953537
New Kartoniert / Broschiert
Print on Demand

Seller: moluna, Greven, Germany

Seller rating 4 out of 5 stars 4-star rating, Learn more about seller ratings

Kartoniert / Broschiert. Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Low-Voltage CMOS Log Companding Analog Design presents in detail state-of-the-art analog circuit techniques for the very low-voltage and low-power design of systems-on-chip in CMOS technologies. The proposed strategy is mainly based on two bases. Seller Inventory # 4175676

Contact seller

Buy New

£ 82.53
Convert currency
Shipping: £ 21.70
From Germany to United Kingdom
Destination, rates & speeds

Quantity: Over 20 available

Add to basket

Seller Image

Francisco Serra-Graells
ISBN 10: 1441953531 ISBN 13: 9781441953537
New Taschenbuch
Print on Demand

Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Low-Voltage CMOS Log Companding Analog Design presents in detail state-of-the-art analog circuit techniques for the very low-voltage and low-power design of systems-on-chip in CMOS technologies. The proposed strategy is mainly based on two bases: the Instantaneous Log Companding Theory, and the MOSFET operating in the subthreshold region. The former allows inner compression of the voltage dynamic-range for very low-voltage operation, while the latter is compatible with CMOS technologies and suitable for low-power circuits. The required background on the specific modeling of the MOS transistor for Companding is supplied at the beginning. Following this general approach, a complete set of CMOS basic building blocks is proposed and analyzed for a wide variety of analog signal processing. In particular, the covered areas include: amplification and AGC, arbitrary filtering, PTAT generation, and pulse duration modulation (PDM). For each topic, several case studies areconsidered to illustrate the design methodology. Also, integrated examples in 1.2um and 0.35um CMOS technologies are reported to verify the good agreement between design equations and experimental data. The resulting analog circuit topologies exhibit very low-voltage (i.e. 1V) and low-power (few tenths of uA) capabilities. Apart from these specific design examples, a real industrial application in the field of hearing aids is also presented as the main demonstrator of all the proposed basic building blocks. This system-on-chip exhibits true 1V operation, high flexibility through digital programmability and very low-power consumption (about 300uA including the Class-D amplifier). As a result, the reported ASIC can meet the specifications of a complete family of common hearing aid models. In conclusion, this book is addressed to both industry ASIC designers who can apply its contents to the synthesis of very low-power systems-on-chip in standard CMOS technologies, as wellas to the teachers of modern circuit design in electronic engineering. 220 pp. Englisch. Seller Inventory # 9781441953537

Contact seller

Buy New

£ 95.69
Convert currency
Shipping: £ 9.55
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 2 available

Add to basket

Seller Image

Francisco Serra-Graells
Published by Springer US, 2010
ISBN 10: 1441953531 ISBN 13: 9781441953537
New Taschenbuch

Seller: AHA-BUCH GmbH, Einbeck, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Taschenbuch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - Low-Voltage CMOS Log Companding Analog Design presents in detail state-of-the-art analog circuit techniques for the very low-voltage and low-power design of systems-on-chip in CMOS technologies. The proposed strategy is mainly based on two bases: the Instantaneous Log Companding Theory, and the MOSFET operating in the subthreshold region. The former allows inner compression of the voltage dynamic-range for very low-voltage operation, while the latter is compatible with CMOS technologies and suitable for low-power circuits. The required background on the specific modeling of the MOS transistor for Companding is supplied at the beginning. Following this general approach, a complete set of CMOS basic building blocks is proposed and analyzed for a wide variety of analog signal processing. In particular, the covered areas include: amplification and AGC, arbitrary filtering, PTAT generation, and pulse duration modulation (PDM). For each topic, several case studies areconsidered to illustrate the design methodology. Also, integrated examples in 1.2um and 0.35um CMOS technologies are reported to verify the good agreement between design equations and experimental data. The resulting analog circuit topologies exhibit very low-voltage (i.e. 1V) and low-power (few tenths of uA) capabilities. Apart from these specific design examples, a real industrial application in the field of hearing aids is also presented as the main demonstrator of all the proposed basic building blocks. This system-on-chip exhibits true 1V operation, high flexibility through digital programmability and very low-power consumption (about 300uA including the Class-D amplifier). As a result, the reported ASIC can meet the specifications of a complete family of common hearing aid models. In conclusion, this book is addressed to both industry ASIC designers who can apply its contents to the synthesis of very low-power systems-on-chip in standard CMOS technologies, as wellas to the teachers of modern circuit design in electronic engineering. Seller Inventory # 9781441953537

Contact seller

Buy New

£ 100.86
Convert currency
Shipping: £ 12.15
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 1 available

Add to basket

Stock Image

Serra-Graells, Francisco; Rueda, Adoracion; Huertas, Jose L.
Published by Springer-Verlag New York Inc., 2010
ISBN 10: 1441953531 ISBN 13: 9781441953537
New Softcover

Seller: Kennys Bookshop and Art Galleries Ltd., Galway, GY, Ireland

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Condition: New. Series: The Springer International Series in Engineering and Computer Science. Num Pages: 192 pages, biography. BIC Classification: TJFC; UYS. Category: (P) Professional & Vocational. Dimension: 235 x 155 x 11. Weight in Grams: 343. . 2010. Softcover reprint of the original 1st ed. 2003. Paperback. . . . . Seller Inventory # V9781441953537

Contact seller

Buy New

£ 115.14
Convert currency
Shipping: £ 2.60
From Ireland to United Kingdom
Destination, rates & speeds

Quantity: 15 available

Add to basket

Seller Image

Serra-Graells, Francisco; Rueda, Adoracion; Huertas, Jose L.
Published by Springer, 2010
ISBN 10: 1441953531 ISBN 13: 9781441953537
Used Softcover

Seller: GreatBookPrices, Columbia, MD, U.S.A.

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Condition: As New. Unread book in perfect condition. Seller Inventory # 11867933

Contact seller

Buy Used

£ 105.49
Convert currency
Shipping: £ 14.89
From U.S.A. to United Kingdom
Destination, rates & speeds

Quantity: 15 available

Add to basket

Seller Image

Francisco Serra-Graells
ISBN 10: 1441953531 ISBN 13: 9781441953537
New Taschenbuch
Print on Demand

Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Low-Voltage CMOS Log Companding Analog Design presents in detail state-of-the-art analog circuit techniques for the very low-voltage and low-power design of systems-on-chip in CMOS technologies. The proposed strategy is mainly based on two bases: the Instantaneous Log Companding Theory, and the MOSFET operating in the subthreshold region. The former allows inner compression of the voltage dynamic-range for very low-voltage operation, while the latter is compatible with CMOS technologies and suitable for low-power circuits. The required background on the specific modeling of the MOS transistor for Companding is supplied at the beginning. Following this general approach, a complete set of CMOS basic building blocks is proposed and analyzed for a wide variety of analog signal processing. In particular, the covered areas include: amplification and AGC, arbitrary filtering, PTAT generation, and pulse duration modulation (PDM). For each topic, several case studies areconsidered to illustrate the design methodology. Also, integrated examples in 1.2um and 0.35um CMOS technologies are reported to verify the good agreement between design equations and experimental data. The resulting analog circuit topologies exhibit very low-voltage (i.e. 1V) and low-power (few tenths of uA) capabilities. Apart from these specific design examples, a real industrial application in the field of hearing aids is also presented as the main demonstrator of all the proposed basic building blocks. This system-on-chip exhibits true 1V operation, high flexibility through digital programmability and very low-power consumption (about 300uA including the Class-D amplifier). As a result, the reported ASIC can meet the specifications of a complete family of common hearing aid models. In conclusion, this book is addressed to both industry ASIC designers who can apply its contents to the synthesis of very low-power systems-on-chip in standard CMOS technologies, as wellas to the teachers of modern circuit design in electronic engineering.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 220 pp. Englisch. Seller Inventory # 9781441953537

Contact seller

Buy New

£ 95.69
Convert currency
Shipping: £ 30.39
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 1 available

Add to basket

Stock Image

Francisco Serra-Graells
ISBN 10: 1441953531 ISBN 13: 9781441953537
New Paperback First Edition

Seller: Grand Eagle Retail, Mason, OH, U.S.A.

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Paperback. Condition: new. Paperback. Low-Voltage CMOS Log Companding Analog Design presents in detail state-of-the-art analog circuit techniques for the very low-voltage and low-power design of systems-on-chip in CMOS technologies. The proposed strategy is mainly based on two bases: the Instantaneous Log Companding Theory, and the MOSFET operating in the subthreshold region. The former allows inner compression of the voltage dynamic-range for very low-voltage operation, while the latter is compatible with CMOS technologies and suitable for low-power circuits. The required background on the specific modeling of the MOS transistor for Companding is supplied at the beginning. Following this general approach, a complete set of CMOS basic building blocks is proposed and analyzed for a wide variety of analog signal processing. In particular, the covered areas include: amplification and AGC, arbitrary filtering, PTAT generation, and pulse duration modulation (PDM). For each topic, several case studies are considered to illustrate the design methodology. Also, integrated examples in 1.2um and 0.35um CMOS technologies are reported to verify the good agreement between design equations and experimental data.The resulting analog circuit topologies exhibit very low-voltage (i.e. 1V) and low-power (few tenths of uA) capabilities. Apart from these specific design examples, a real industrial application in the field of hearing aids is also presented as the main demonstrator of all the proposed basic building blocks. This system-on-chip exhibits true 1V operation, high flexibility through digital programmability and very low-power consumption (about 300uA including the Class-D amplifier). As a result, the reported ASIC can meet the specifications of a complete family of common hearing aid models. In conclusion, this book is addressed to both industry ASIC designers who can apply its contents to the synthesis of very low-power systems-on-chip in standard CMOS technologies, as well as to the teachers of modern circuit design in electronic engineering. Low-Voltage CMOS Log Companding Analog Design presents in detail state-of-the-art analog circuit techniques for the very low-voltage and low-power design of systems-on-chip in CMOS technologies. Shipping may be from multiple locations in the US or from the UK, depending on stock availability. Seller Inventory # 9781441953537

Contact seller

Buy New

£ 90.85
Convert currency
Shipping: £ 37.26
From U.S.A. to United Kingdom
Destination, rates & speeds

Quantity: 1 available

Add to basket

Stock Image

Francisco Serra-Graells
Published by Springer US, 2003
ISBN 10: 1441953531 ISBN 13: 9781441953537
New Paperback

Seller: Revaluation Books, Exeter, United Kingdom

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Paperback. Condition: Brand New. 220 pages. 9.25x6.25x0.50 inches. In Stock. Seller Inventory # x-1441953531

Contact seller

Buy New

£ 126.89
Convert currency
Shipping: £ 6.99
Within United Kingdom
Destination, rates & speeds

Quantity: 2 available

Add to basket

There are 6 more copies of this book

View all search results for this book