Excerpt from Synthesizing Linear-Array Algorithms From Nested for Loop Algorithms
We will study linear systolic arrays in this paper, as linear arrays are attractive for their bounded i/o requirements and a simple global clock whose rate is independent of the size of the array. We will consider the important class of algorithms structured as (depth) p nested for loops. Vlsi implementation of such algorithms were studied before, but it is our goal to present a systematic method for transforming them into linear arrays.
About the Publisher
Forgotten Books publishes hundreds of thousands of rare and classic books. Find more at www.forgottenbooks.com
This book is a reproduction of an important historical work. Forgotten Books uses state-of-the-art technology to digitally reconstruct the work, preserving the original format whilst repairing imperfections present in the aged copy. In rare cases, an imperfection in the original, such as a blemish or missing page, may be replicated in our edition. We do, however, repair the vast majority of imperfections successfully; any imperfections that remain are intentionally left to preserve the state of such historical works.
"synopsis" may belong to another edition of this title.
Seller: Forgotten Books, London, United Kingdom
Paperback. Condition: New. Print on Demand. This book explores a systematic method for designing and analyzing linear-array algorithms, which are efficiently implemented using systolic arrays. Systolic arrays are integrated circuits containing many simple processors arranged in a regular pattern with localized interconnections. The author presents a method for mapping nested loop algorithms into linear arrays, and demonstrates necessary and sufficient conditions for correct mappings. The conditions encompass several different aspects of the design, including data dependency constraints, preservation of nonsingularity of the mapping, prevention of data contention, and simplicity of processor hardware. Using this methodology, the author investigates linear array implementations of several algorithms, including matrix multiplication, L-U decomposition, and a version of the transitive closure algorithm. Furthermore, they analyze time and storage complexity of linear array implementations, and provide tight bounds on the time complexity of linear array implementations for particular algorithms. This book will be of interest to researchers in computer science and engineering, as well as to practitioners interested in the design and analysis of systolic arrays. This book is a reproduction of an important historical work, digitally reconstructed using state-of-the-art technology to preserve the original format. In rare cases, an imperfection in the original, such as a blemish or missing page, may be replicated in the book. print-on-demand item. Seller Inventory # 9781334537820_0
Quantity: Over 20 available
Seller: PBShop.store US, Wood Dale, IL, U.S.A.
PAP. Condition: New. New Book. Shipped from UK. Established seller since 2000. Seller Inventory # LW-9781334537820
Seller: PBShop.store UK, Fairford, GLOS, United Kingdom
PAP. Condition: New. New Book. Shipped from UK. Established seller since 2000. Seller Inventory # LW-9781334537820
Quantity: 15 available